LEON2 SPARC CPU IP core LGPL by Gaisler Research
☆20Apr 9, 2013Updated 12 years ago
Alternatives and similar repositories for LEON2
Users that are interested in LEON2 are comparing it to the libraries listed below
Sorting:
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 3 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated 11 months ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- An experiment in language design and compiler building.☆17Aug 29, 2024Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Fully open source PathScale successor to Open64. Path64 is the community support version of PathScale compiler meant to encourage collabo…☆23Apr 2, 2010Updated 15 years ago
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- ☆12May 21, 2024Updated last year
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆79Mar 11, 2012Updated 13 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 10 months ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- ThinLisp is an open source Lisp to C translator.☆33Apr 24, 2015Updated 10 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- tinysh: minimal shell☆32Jan 28, 2012Updated 14 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- ☆11Apr 3, 2017Updated 8 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆45Aug 11, 2014Updated 11 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆42Nov 28, 2025Updated 3 months ago
- Prepared CentOS6 in Docker to run Xilinx ISE 14.7☆40Aug 16, 2022Updated 3 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆38Mar 31, 2015Updated 10 years ago
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆39Jan 31, 2017Updated 9 years ago
- Moxie-compatible core repository☆47Aug 11, 2025Updated 6 months ago
- Ada Bare Bones OS development tutorial source code☆90Nov 20, 2016Updated 9 years ago
- Mainline friendly SPL for Allwinner T113☆14Jun 24, 2022Updated 3 years ago