openrisc / or1k-gccLinks
GCC port for OpenRISC 1000
☆25Updated 7 months ago
Alternatives and similar repositories for or1k-gcc
Users that are interested in or1k-gcc are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- OpenSPARC-based SoC☆71Updated 11 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 5 months ago
- ☆61Updated 4 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆98Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- The OpenRISC 1000 architectural simulator☆74Updated 6 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆46Updated 3 years ago
- Bootstrapping Fedora on RISC-V☆29Updated 7 years ago
- RISC-V port of newlib☆101Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated 3 weeks ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 10 months ago
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- ☆140Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- StarFive OpenEmbedded Layer☆16Updated 7 months ago
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- RISC-V Scratchpad☆70Updated 2 years ago
- Getting started running RISC-V Linux☆18Updated 4 years ago
- Tweaks to Fabrice Bellard's TinyEMU☆145Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- OpenRISC Tutorials☆45Updated this week