openrisc / or1k-gccLinks
GCC port for OpenRISC 1000
☆23Updated 2 months ago
Alternatives and similar repositories for or1k-gcc
Users that are interested in or1k-gcc are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- LatticeMico32 soft processor☆106Updated 10 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆52Updated last week
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆98Updated 10 months ago
- RISC-V Specific Device Tree Documentation☆42Updated 10 months ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- 16 bit RISC-V proof of concept☆24Updated 8 months ago
- OpenSPARC-based SoC☆67Updated 10 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 5 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- ☆61Updated 3 years ago
- ☆22Updated last year
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated this week
- RISC-V Frontend Server☆63Updated 6 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- C-SKY Linux Port☆74Updated 7 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- ☆29Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.☆31Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated 2 weeks ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago