openrisc / or1k-gcc

Related projects ⓘ

Alternatives and complementary repositories for or1k-gcc

• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆95Updated 4 months ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 2 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆41Updated 4 months ago
• starfive-tech / JH7100_Docs
  ☆60Updated 3 years ago
• starfive-tech / edk2
  ☆21Updated 7 months ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆59Updated 2 years ago
• sifive / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆50Updated last week
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆59Updated 10 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆63Updated 5 years ago
• riscv-non-isa / riscv-uefi
  ☆24Updated 2 years ago
• riscv / riscv-test-env
  ☆40Updated 5 months ago
• sifive / freedom-u540-c000-bootloader
  Freedom U540-C000 Bootloader Code
  ☆85Updated 4 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆95Updated 2 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated 5 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆76Updated 2 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆112Updated last year
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆155Updated 11 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆68Updated last week
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated this week
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆45Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 7 years ago
• pengutronix / memtool
  memtool is a program that allows to access memory mapped registers.
  ☆25Updated 2 years ago
• sifive / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆15Updated last month
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆32Updated 3 years ago
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆28Updated 6 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆72Updated 3 weeks ago