openrisc / or1k-gccLinks
GCC port for OpenRISC 1000
☆26Updated 8 months ago
Alternatives and similar repositories for or1k-gcc
Users that are interested in or1k-gcc are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- The OpenRISC 1000 architectural simulator☆75Updated 7 months ago
- RISC-V port of newlib☆101Updated 3 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆78Updated 3 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆98Updated last year
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- ☆62Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- C-SKY Linux Port☆75Updated this week
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 10 years ago
- OpenRISC Tutorials☆46Updated this week
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated 2 weeks ago
- 64-bit MISC Architecture CPU☆13Updated 9 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆51Updated 6 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆68Updated 7 years ago
- RISC-V Profiles and Platform Specification☆116Updated 2 years ago
- StarFive OpenEmbedded Layer☆16Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- ☆142Updated 3 years ago