Alternatives and similar repositories for or1k-gcc:

Users that are interested in or1k-gcc are comparing it to the libraries listed below

• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 4 months ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆73Updated 2 months ago
• sifive / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆51Updated 3 weeks ago
• foss-for-synopsys-dwc-arc-processors / openocd
  The development tree for OpenOCD for the Synopsys DesignWare ARC processor family
  ☆14Updated last year
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆61Updated 10 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated last month
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆63Updated 2 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated last week
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆45Updated 8 months ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆50Updated 4 years ago
• mdepx / mdepx
  MDX — A BSD-style RTOS
  ☆26Updated last month
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 6 months ago
• starfive-tech / edk2
  ☆21Updated 9 months ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆63Updated 5 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆70Updated 2 months ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆97Updated 2 years ago
• starfive-tech / JH7100_Docs
  ☆59Updated 3 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆21Updated 4 months ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆46Updated 3 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆31Updated 6 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated last month
• rbarzic / nanorv32
  A small 32-bit implementation of the RISC-V architecture
  ☆32Updated 4 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆49Updated 3 months ago
• WangNan0 / kbuild-standalone
  Standalone kconfig and kbuild
  ☆56Updated last week
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year