openrisc / or1k-gccView external linksLinks
GCC port for OpenRISC 1000
☆26Mar 29, 2025Updated 10 months ago
Alternatives and similar repositories for or1k-gcc
Users that are interested in or1k-gcc are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- OpenRISC Tutorials☆45Feb 3, 2026Updated last week
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 13 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 7 months ago
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 9 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 3 months ago
- Google Chromium, sans integration with Google - PPC64LE FORK☆18Mar 14, 2021Updated 4 years ago
- OpenRISC 1200 implementation☆178Nov 11, 2015Updated 10 years ago
- RISC-V Assembly Learning Environment☆24Sep 16, 2025Updated 4 months ago
- ☆12May 21, 2024Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- A CTF challenge generator.☆11Nov 29, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- This repository contain source code for ngspice and ghdl integration☆34Jan 5, 2025Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆88Updated this week
- ☆11Apr 3, 2017Updated 8 years ago
- A minimal setup required script to improve AoPS☆10May 12, 2024Updated last year
- Linux kernel source tree☆34Feb 6, 2026Updated last week
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- A collection of advent of code solutions.☆10Dec 28, 2015Updated 10 years ago
- Simple simulations of mechanical logic gate concepts☆11Mar 2, 2019Updated 6 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 4, 2026Updated last week
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- Open-Source Font☆13Nov 10, 2025Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- A serif typeface designed for readability at small sizes.☆14Oct 29, 2024Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Linux driver for VS1053 and VS1063 audio codecs☆12Mar 15, 2023Updated 2 years ago
- GNU Gzip with Kunpeng optimization.☆12Mar 30, 2022Updated 3 years ago
- DynELA Finite Element code v.3.0☆11Oct 22, 2020Updated 5 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago