openrisc / or1k-gccLinks
GCC port for OpenRISC 1000
☆26Updated 9 months ago
Alternatives and similar repositories for or1k-gcc
Users that are interested in or1k-gcc are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Updated 3 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 9 months ago
- StarFive OpenEmbedded Layer☆16Updated 10 months ago
- RISC-V port of newlib☆102Updated 3 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆99Updated last year
- C-SKY Linux Port☆75Updated last month
- 64-bit MISC Architecture CPU☆13Updated 9 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- Trivial RISC-V Linux binary bootloader☆53Updated 4 years ago
- RISC-V Profiles and Platform Specification☆116Updated 2 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆51Updated 8 months ago
- ☆62Updated 4 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆48Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- ☆144Updated 3 years ago
- 16 bit RISC-V proof of concept☆25Updated 3 weeks ago
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- Simulation VCD waveform viewer, using old Motif UI☆28Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- buildroot fork☆39Updated 2 months ago
- OpenRISC Tutorials☆45Updated this week
- ☆26Updated last year
- open-source SDKs for the SCR1 core☆77Updated last year
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated 2 weeks ago