Alternatives and similar repositories for linux:

Users that are interested in linux are comparing it to the libraries listed below

• openrisc / tutorials
  OpenRISC Tutorials
  ☆41Updated 7 months ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆35Updated 2 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 7 months ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆48Updated 3 months ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 3 months ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆65Updated 5 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last week
• Digilent / u-boot-digilent
  u-boot-xarm from xilinx git repo with Digilent additions
  ☆31Updated 8 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• devicetree-org / lopper
  ☆38Updated last week
• m-labs / lm32
  LatticeMico32 soft processor
  ☆105Updated 10 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆46Updated last year
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 4 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 6 years ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 4 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆32Updated 10 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 5 years ago
• mrisc32 / mrisc32-a1
  A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
  ☆24Updated last year
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆79Updated 4 years ago
• VCTLabs / devmem2
  Program to read/write from/to any location in memory (from lartware)
  ☆37Updated 3 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 8 months ago
• altera-fpga / linux-refdesigns
  Source code for reference designs applications
  ☆22Updated 3 weeks ago