openrisc / linux

Related projects ⓘ

Alternatives and complementary repositories for linux

• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆71Updated 2 months ago
• RTEMS / rtems-tools
  Mirror only see https://gitlab.rtems.org/rtems/tools/rtems-tools
  ☆32Updated last week
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆95Updated 4 months ago
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆65Updated 4 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated last week
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 5 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆112Updated last year
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• damien-lemoal / buildroot
  buildroot fork
  ☆35Updated 2 weeks ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆40Updated 2 months ago
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆27Updated 6 years ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆77Updated 4 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated 5 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• apritzel / peekpoke
  Linux userland tool to read and write arbitrary memory locations
  ☆10Updated last year
• RTEMS / rtems-source-builder
  Mirror only see https://gitlab.rtems.org/rtems/tools/rtems-source-builder
  ☆39Updated last week
• mdepx / mdepx
  MDX — A BSD-style RTOS
  ☆26Updated last month
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 3 years ago
• sifive / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆15Updated last month
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆26Updated 2 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• RTEMS / rtems-libbsd
  Mirror only see https://gitlab.rtems.org/rtems/pkg/rtems-libbsd
  ☆31Updated this week
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆36Updated 6 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 4 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago