Alternatives and similar repositories for linux

Users that are interested in linux are comparing it to the libraries listed below

• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 10 months ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆42Updated 9 months ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 2 months ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆98Updated 3 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆75Updated last month
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆76Updated 6 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆74Updated 7 months ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 4 years ago
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 5 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆23Updated 2 months ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆106Updated 10 years ago
• PrincetonUniversity / piton-sw
  ☆18Updated 4 years ago
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆167Updated 5 years ago
• riscvarchive / riscv-gcc
  ☆370Updated 2 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 6 months ago
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆35Updated 2 years ago
• opencomputeproject / zaius-barreleye-g2
  OpenPOWER / Open Compute Server, based upon POWER9
  ☆30Updated 6 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆52Updated 2 weeks ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆169Updated 9 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆203Updated 4 years ago
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆28Updated 7 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆66Updated 2 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated 3 weeks ago
• riscvarchive / riscv-clang
  ☆27Updated 6 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆67Updated last year
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆67Updated 10 years ago
• damien-lemoal / buildroot
  buildroot fork
  ☆37Updated this week
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago