Alternatives and similar repositories for linux

Users that are interested in linux are comparing it to the libraries listed below

• damien-lemoal / buildroot
  buildroot fork
  ☆38Updated last week
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆170Updated 5 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆101Updated 3 years ago
• fernandotcl / TinyEMU
  Tweaks to Fabrice Bellard's TinyEMU
  ☆147Updated 2 years ago
• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 4 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆115Updated 2 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆26Updated 7 months ago
• opencomputeproject / zaius-barreleye-g2
  OpenPOWER / Open Compute Server, based upon POWER9
  ☆32Updated 7 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆75Updated last month
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆29Updated 7 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆20Updated 12 years ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆46Updated this week
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆66Updated 4 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆72Updated 11 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• sifiveinc / riscv-linux
  RISC-V Linux Port
  ☆37Updated last week
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆174Updated 10 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆61Updated 6 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• jbush001 / RISC-Processor
  32-bit RISC processor
  ☆24Updated 6 years ago
• openhwgroup / corev-gcc
  ☆26Updated last year
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 6 months ago
• mdepx / mdepx
  MDX — A bare-metal / RTOS framework
  ☆28Updated 2 weeks ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 3 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆94Updated 5 years ago
• starfive-tech / JH7100_Docs
  ☆61Updated 4 years ago
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 5 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago