openrisc / linuxLinks
Linux kernel source tree
☆34Updated 2 weeks ago
Alternatives and similar repositories for linux
Users that are interested in linux are comparing it to the libraries listed below
Sorting:
- buildroot fork☆38Updated 2 months ago
- RISC-V port of newlib☆102Updated 3 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆99Updated last year
- ☆43Updated 4 years ago
- Tweaks to Fabrice Bellard's TinyEMU☆146Updated 2 years ago
- OpenPOWER / Open Compute Server, based upon POWER9☆32Updated 7 years ago
- 32-bit RISC processor☆24Updated 7 years ago
- OpenRISC Tutorials☆45Updated this week
- RISC-V Profiles and Platform Specification☆116Updated 2 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- The OpenRISC 1000 architectural simulator☆77Updated 9 months ago
- Bootstrapping Fedora on RISC-V☆29Updated 7 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- newlib OpenRISC development☆27Updated 10 months ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- FreeBSD src tree☆18Updated 5 years ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆170Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Updated 3 years ago
- GCC port for OpenRISC 1000☆26Updated 10 months ago
- Device trees used by QEMU to describe the hardware☆56Updated last month
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 5 years ago
- OpenSPARC-based SoC☆75Updated 11 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- MDX — A bare-metal / RTOS framework☆29Updated this week
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Updated 10 years ago
- Moxie-compatible core repository☆47Updated 5 months ago
- OpenRISC 1200 implementation☆178Updated 10 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Updated 7 years ago