Alternatives and similar repositories for linux:

Users that are interested in linux are comparing it to the libraries listed below

• openrisc / tutorials
  OpenRISC Tutorials
  ☆41Updated 8 months ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 9 months ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 3 weeks ago
• damien-lemoal / buildroot
  buildroot fork
  ☆36Updated this week
• m-labs / lm32
  LatticeMico32 soft processor
  ☆105Updated 10 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆46Updated last year
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 6 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• mdepx / mdepx
  MDX — A BSD-style RTOS
  ☆26Updated 3 weeks ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 5 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆90Updated last year
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆32Updated 10 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆96Updated 3 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆23Updated 3 weeks ago
• zylin / zpugcc
  ☆51Updated 8 years ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated 4 months ago
• jbush001 / RISC-Processor
  32-bit RISC processor
  ☆23Updated 6 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 4 months ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 8 months ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 6 years ago
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆75Updated 6 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆50Updated 4 years ago
• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 4 years ago
• lawrie / ulx3s_cores
  Information on cores available on the Ulx3s ECP5 FPGA board
  ☆14Updated 4 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 4 years ago