Alternatives and similar repositories for doc

Users that are interested in doc are comparing it to the libraries listed below

• riscv / docs-dev-guide
  Documentation developer guide
  ☆122Updated 3 weeks ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆26Updated 10 months ago
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆36Updated 3 years ago
• NUDT-NF5 / NF5
  A simple 5-stage Pipeline RISC-V core
  ☆19Updated 4 years ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆172Updated this week
• RISCV-on-Microsemi-FPGA / Documentation
  Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA
  ☆14Updated 7 years ago
• riscv / docs-resources
  ☆46Updated last week
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆75Updated 11 years ago
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆20Updated last week
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated 2 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆324Updated 11 months ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆178Updated 10 years ago
• riscv / riscv-aia
  ☆99Updated 3 weeks ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆204Updated last week
• riscv / docs-spec-template
  ☆37Updated last week
• riscv-non-isa / riscv-uefi
  ☆34Updated last week
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆52Updated 8 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• riscv-android-src / riscv-android
  ☆72Updated 2 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆157Updated last week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆111Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Updated 3 weeks ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆115Updated 5 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆127Updated 6 months ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆105Updated 9 months ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆79Updated 3 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆160Updated last year
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆297Updated 2 weeks ago