olgirard / openmsp430View external linksLinks
The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
☆72Mar 31, 2018Updated 7 years ago
Alternatives and similar repositories for openmsp430
Users that are interested in openmsp430 are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆107Oct 10, 2014Updated 11 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆35Jan 17, 2012Updated 14 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- M-Kernel embedded RTOS☆14Apr 11, 2013Updated 12 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last week
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Nelua syntax highlighting for Sublime Text☆16Mar 23, 2024Updated last year
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Sep 4, 2022Updated 3 years ago
- Fabric generator and CAD tools.☆217Feb 7, 2026Updated last week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Jul 30, 2022Updated 3 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago