The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
☆74Mar 31, 2018Updated 8 years ago
Alternatives and similar repositories for openmsp430
Users that are interested in openmsp430 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 3 weeks ago
- OpenRISC 1200 implementation☆182Nov 11, 2015Updated 10 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 11 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Minimal OpenMSP430 hardware extensions for isolation and attestation☆24May 19, 2025Updated last year
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- ☆19Mar 25, 2023Updated 3 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- A modular hardware abstraction library☆53Aug 3, 2026Updated 3 weeks ago
- Wishbone controlled I2C controllers☆61Aug 10, 2026Updated 3 weeks ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆36Jan 17, 2012Updated 14 years ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆20Nov 8, 2017Updated 8 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- M-Kernel embedded RTOS☆14Apr 11, 2013Updated 13 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 9 months ago
- ☆21Jan 25, 2018Updated 8 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- RTL Verilog library for various DSP modules☆101Feb 17, 2022Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆208Oct 9, 2019Updated 6 years ago
- A migration for the page table entry based side-channel attack agains SGX enclaves.☆22Feb 10, 2025Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- The Peripheral Driver Library integrates device header files and peripheral drivers into a single package. This implementation provides s…☆10Updated this week
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- Building Distributed Enclave Applications with Sancus and SGX☆16Dec 9, 2020Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated 2 months ago