olgirard / openmsp430Links
The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
☆65Updated 7 years ago
Alternatives and similar repositories for openmsp430
Users that are interested in openmsp430 are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆42Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- ☆137Updated 10 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- Verilog wishbone components☆119Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- JTAG Test Access Port (TAP)☆36Updated 11 years ago
- ☆63Updated 6 years ago