The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
☆72Mar 31, 2018Updated 7 years ago
Alternatives and similar repositories for openmsp430
Users that are interested in openmsp430 are comparing it to the libraries listed below
Sorting:
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆16Aug 3, 2022Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- OpenRISC 1200 implementation☆178Nov 11, 2015Updated 10 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆35Jan 17, 2012Updated 14 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Minimal OpenMSP430 hardware extensions for isolation and attestation☆24May 19, 2025Updated 10 months ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Resillent Control-Flow Attestation☆13Sep 30, 2021Updated 4 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Verilog hardware abstraction library☆49Mar 13, 2026Updated last week
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- Microbenchmarks for x86_64 kernel entry methods☆20Feb 21, 2022Updated 4 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- download from opencores.org☆15May 4, 2018Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- M-Kernel embedded RTOS☆14Apr 11, 2013Updated 12 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆21Jan 25, 2018Updated 8 years ago
- A migration for the page table entry based side-channel attack agains SGX enclaves.☆19Feb 10, 2025Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆197Oct 9, 2019Updated 6 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- A current mode buck converter on the SKY130 PDK☆35Jun 17, 2021Updated 4 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago