HARV - HArdened Risc-V
☆16Mar 10, 2022Updated 4 years ago
Alternatives and similar repositories for harv
Users that are interested in harv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCB design for the initial prototype of OBC hardware, to interface with LaunchPad.☆10Sep 19, 2018Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Port of an unofficial EPFL LaTeX template to Typst.☆16Feb 25, 2025Updated last year
- ☆16Aug 14, 2025Updated 7 months ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆15Sep 7, 2021Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆42Feb 1, 2025Updated last year
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 3 months ago
- A VBA macro to convert PowerPoint to PDF, with one page per animation step. Caters for paragraph animations and provides optional page (s…☆19Mar 23, 2022Updated 4 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆16Updated this week
- ☆10Apr 9, 2021Updated 4 years ago
- Coleção de scripts para integração do Zabbix com Telegram, e outros para auxílio de tarefas☆19Feb 11, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- GsD style kicad Libraries☆11Apr 4, 2020Updated 5 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- ☆18May 1, 2020Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- ☆14Jan 19, 2024Updated 2 years ago
- An LTspice project which contains third-order Butterworth filters built both using an inductor and a current conveyor.☆20Jan 15, 2024Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- JTAG Test Access Port (TAP)☆37Jul 17, 2014Updated 11 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 2 months ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆17Sep 25, 2024Updated last year
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- Um Linux leve e completo que roda pelo pendrive e minera criptomoeda Monero para você!☆14Aug 31, 2022Updated 3 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Source code for my personal website.☆10Mar 17, 2026Updated last week
- App para rastreamento de Sondas Atmosféricas do grupo Zenith Aerospace☆10Sep 28, 2024Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year