xarc / harv
HARV - HArdened Risc-V
β14Updated 3 years ago
Alternatives and similar repositories for harv:
Users that are interested in harv are comparing it to the libraries listed below
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle programβ18Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.β12Updated last year
- π JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.β26Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessorβ30Updated 5 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory modelβ22Updated 4 months ago
- Neural Network accelerator powered by MVUs and RISC-V.β13Updated 8 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processorβ14Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sourcesβ32Updated 2 weeks ago
- Very simple Cortex-M1 SoC design based on ARM DesignStartβ17Updated 3 years ago
- A reliable, real-time subsystem for the Carfield SoCβ16Updated this week
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature setβ6Updated 2 years ago
- RISC-V Nox coreβ62Updated last week
- APB UVC ported to Verilatorβ11Updated last year
- β25Updated 2 weeks ago
- APB Logicβ17Updated 3 months ago
- A current mode buck converter on the SKY130 PDKβ27Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit projectβ43Updated 4 months ago
- Repository for Hornet RISC-V Coreβ18Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)β48Updated 2 months ago
- Reconfigurable Binary Engineβ16Updated 4 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an opβ¦β15Updated 3 years ago
- Platform Level Interrupt Controllerβ38Updated 10 months ago
- A reference book on System-on-Chip Designβ25Updated 11 months ago
- VHDL PCIe Transceiverβ28Updated 4 years ago
- An open-source 32-bit RISC-V soft-core processorβ32Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfacesβ17Updated 11 months ago
- RISC-V RV32IMAFC Core for MCUβ36Updated 2 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft theβ¦β15Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCoβ18Updated 9 months ago
- β25Updated this week