xarc / harvLinks
HARV - HArdened Risc-V
☆15Updated 3 years ago
Alternatives and similar repositories for harv
Users that are interested in harv are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 7 months ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 9 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- FPGA examples on Google Colab☆27Updated 2 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆39Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated this week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- ☆15Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆75Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Updated 2 years ago
- A compact, configurable RISC-V core☆12Updated 3 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Custom IC Design Platform☆34Updated this week
- RISC-V Nox core☆68Updated 3 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Library of reusable VHDL components☆28Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 7 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated last month