pulp-platform / gpioLinks
Parametric GPIO Peripheral
☆11Updated 7 months ago
Alternatives and similar repositories for gpio
Users that are interested in gpio are comparing it to the libraries listed below
Sorting:
- Another tiny RISC-V implementation☆59Updated 4 years ago
- ☆32Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- ☆29Updated 2 months ago
- ☆15Updated 9 months ago
- svlib from http://www.verilab.com/resources/svlib/☆24Updated 5 years ago
- Generic Register Interface (contains various adapters)☆129Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Platform Level Interrupt Controller☆42Updated last year
- Hardware Description Language Translator☆18Updated 4 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆14Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- turbo 8051☆29Updated 8 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago