pulp-platform / gpioLinks
Parametric GPIO Peripheral
☆11Updated 5 months ago
Alternatives and similar repositories for gpio
Users that are interested in gpio are comparing it to the libraries listed below
Sorting:
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Updated 3 years ago
- Another tiny RISC-V implementation☆56Updated 4 years ago
- ☆23Updated 7 years ago
- ☆31Updated this week
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Simple runtime for Pulp platforms☆48Updated this week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- ☆26Updated last month
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated 3 weeks ago
- RISC-V Core Local Interrupt Controller (CLINT)☆27Updated 3 weeks ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- HDMI + GPU-pipeline + FFT☆13Updated 9 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago