emb4fun / neorv32-examples
Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
☆15Updated this week
Related projects ⓘ
Alternatives and complementary repositories for neorv32-examples
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- ☆43Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆13Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆44Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆22Updated last year
- Soft-microcontroller implementation of an ARM Cortex-M0☆23Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated last month
- demo project to show how to use vivado tcl scripts to do everything.☆12Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- A compact, configurable RISC-V core☆11Updated last week
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆63Updated this week
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago