Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
☆16Oct 5, 2025Updated last year
Alternatives and similar repositories for neorv32-examples
Users that are interested in neorv32-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- Sailfish OS native tox implementation for Jolla☆12Jun 1, 2022Updated 4 years ago
- Testing the FFT performance of Cortex-M microcontrollers on ST Nucleo boards☆19Jul 22, 2018Updated 8 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NIOSDuino - Arduino framework running on NIOS II☆17Apr 14, 2024Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- S2-LP driver library, low-level and easy-to-port☆10Dec 29, 2021Updated 4 years ago
- ☆35Nov 4, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Provides the ov2640 driver, part of the STM32Cube BSP Component for all STM32xx series.☆28Feb 13, 2024Updated 2 years ago
- ESP32 Firmware for my DIY OneWheel☆11Oct 28, 2019Updated 7 years ago
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Kubernetes node base image☆12Mar 9, 2021Updated 5 years ago
- ☆15Oct 2, 2023Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 7 years ago
- Interface Z80 with machine language monitor running on Arduino☆15Jun 20, 2023Updated 3 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 7 years ago
- Arduino library to support S2-LP sub-1GHz transceiver☆15May 9, 2023Updated 3 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 12 years ago
- An RP2350 based brushless motor controller☆39Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 10 months ago
- ☆14Sep 5, 2020Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- Implemented the internals of a real-time operating system.☆10Jan 15, 2015Updated 11 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated 2 years ago
- Pipelined RISC-V RV32I Core in Verilog☆43Apr 9, 2023Updated 3 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆15Dec 5, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A driver for the XPT2046 touchScreen driver for STM32.☆13Dec 4, 2021Updated 4 years ago
- RiscV cpu on FPGA☆13Apr 23, 2022Updated 4 years ago
- AVR based implementation of AUTOSAR OS☆12Nov 28, 2020Updated 5 years ago
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year