Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
☆15Oct 5, 2025Updated 5 months ago
Alternatives and similar repositories for neorv32-examples
Users that are interested in neorv32-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆16Nov 11, 2022Updated 3 years ago
- RISCV port of the Slackware distribution☆12Jan 15, 2026Updated 2 months ago
- Sailfish OS native tox implementation for Jolla☆12Jun 1, 2022Updated 3 years ago
- Screencasting app for Sailfish OS. Streams MJPEG over socket.☆13Jan 26, 2017Updated 9 years ago
- Testing the FFT performance of Cortex-M microcontrollers on ST Nucleo boards☆19Jul 22, 2018Updated 7 years ago
- Top-level files and pin assignment scripts for various Altera FPGAs☆13Jun 11, 2017Updated 8 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated last month
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 11 years ago
- A design automation framework to engineer decision diagrams yourself☆25Mar 13, 2026Updated last week
- Provides the ov2640 driver, part of the STM32Cube BSP Component for all STM32xx series.☆27Feb 13, 2024Updated 2 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 6 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- ESP32 Firmware for my DIY OneWheel☆11Oct 28, 2019Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Kubernetes node base image☆12Mar 9, 2021Updated 5 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- AVR based implementation of AUTOSAR OS☆10Nov 28, 2020Updated 5 years ago
- Implemented the internals of a real-time operating system.☆10Jan 15, 2015Updated 11 years ago
- Arduino library to support S2-LP sub-1GHz transceiver☆15May 9, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- A simple Android receiver for Scream☆14May 30, 2023Updated 2 years ago
- Create a DEB file for Joplin☆15Jan 16, 2026Updated 2 months ago
- Software for the Pedelec/E-Bike controller based on Arduino hardware, see www.pedelecforum.de "ForumsController"☆15Aug 13, 2018Updated 7 years ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- Watch video on youtube☆18Nov 7, 2025Updated 4 months ago
- A driver for the XPT2046 touchScreen driver for STM32.☆11Dec 4, 2021Updated 4 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Please visit https://github.com/ZestProjects/zestginx, for the new home of this package.☆15Feb 4, 2021Updated 5 years ago
- ☆14Sep 5, 2020Updated 5 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Apr 9, 2023Updated 2 years ago