Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
☆16Oct 5, 2025Updated 11 months ago
Alternatives and similar repositories for neorv32-examples
Users that are interested in neorv32-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- RISCV port of the Slackware distribution☆13Jan 15, 2026Updated 8 months ago
- Sailfish OS native tox implementation for Jolla☆12Jun 1, 2022Updated 4 years ago
- Screencasting app for Sailfish OS. Streams MJPEG over socket.☆13Jan 26, 2017Updated 9 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Testing the FFT performance of Cortex-M microcontrollers on ST Nucleo boards☆19Jul 22, 2018Updated 8 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 6 months ago
- Provides the ov2640 driver, part of the STM32Cube BSP Component for all STM32xx series.☆29Feb 13, 2024Updated 2 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 6 years ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ESP32 Firmware for my DIY OneWheel☆11Oct 28, 2019Updated 6 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 12 years ago
- RISC-V 32-bit Linux From Scratch☆38May 10, 2020Updated 6 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Kubernetes node base image☆12Mar 9, 2021Updated 5 years ago
- A driver for the XPT2046 touchScreen driver for STM32.☆13Dec 4, 2021Updated 4 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆14Dec 5, 2019Updated 6 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Implemented the internals of a real-time operating system.☆10Jan 15, 2015Updated 11 years ago
- Hardware transactions library for Amaranth☆32Sep 7, 2026Updated 2 weeks ago
- This new repo for docker majordomo☆14Mar 9, 2021Updated 5 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆43Apr 9, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Sep 5, 2020Updated 6 years ago
- A simple Android receiver for Scream☆14May 30, 2023Updated 3 years ago
- Create a DEB file for Joplin☆14Jan 16, 2026Updated 8 months ago
- Please visit https://github.com/ZestProjects/zestginx, for the new home of this package.☆15Feb 4, 2021Updated 5 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆45Jun 16, 2025Updated last year
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago