emb4fun / neorv32-examples
Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
☆13Updated 10 months ago
Related projects: ⓘ
- ULPI Link Wrapper (USB Phy Interface)☆21Updated 4 years ago
- USB serial device (CDC-ACM)☆31Updated 4 years ago
- ☆42Updated last year
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆32Updated 5 years ago
- USB capture IP☆18Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- USB Full Speed PHY☆38Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆39Updated last year
- RMII Firewall FPGA☆18Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆20Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆12Updated 6 months ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆21Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆28Updated last year
- Harmon Instruments FIFO to PCI Express interface☆11Updated 3 years ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆23Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆21Updated 9 months ago
- Müsli USB Pmod-compatible module☆11Updated last year
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago