Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
☆15Oct 5, 2025Updated 8 months ago
Alternatives and similar repositories for neorv32-examples
Users that are interested in neorv32-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago
- RISCV port of the Slackware distribution☆13Jan 15, 2026Updated 5 months ago
- Sailfish OS native tox implementation for Jolla☆12Jun 1, 2022Updated 4 years ago
- Screencasting app for Sailfish OS. Streams MJPEG over socket.☆13Jan 26, 2017Updated 9 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Updated this week
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- A proof-of-concept messy implementation of OV2640 picture grabbing on a STM32 MCU without using the hardware DCMI interface.☆25Nov 23, 2018Updated 7 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 4 months ago
- ☆36Nov 4, 2024Updated last year
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 12 years ago
- A design automation framework to engineer decision diagrams yourself☆27Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Provides the ov2640 driver, part of the STM32Cube BSP Component for all STM32xx series.☆29Feb 13, 2024Updated 2 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 6 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Kubernetes node base image☆12Mar 9, 2021Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An independent, easy to read Startup Code written in "C" for STM32H743xx microcontrollers☆35Feb 1, 2019Updated 7 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆14Dec 5, 2019Updated 6 years ago
- RISC-V 32-bit Linux From Scratch☆37May 10, 2020Updated 6 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Implemented the internals of a real-time operating system.☆10Jan 15, 2015Updated 11 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 2 months ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- wafer.space GF180MCU Run 1☆35Apr 27, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,154Jun 16, 2026Updated 2 weeks ago
- Create a DEB file for Joplin☆14Jan 16, 2026Updated 5 months ago
- Software for the Pedelec/E-Bike controller based on Arduino hardware, see www.pedelecforum.de "ForumsController"☆15Aug 13, 2018Updated 7 years ago
- Please visit https://github.com/ZestProjects/zestginx, for the new home of this package.☆15Feb 4, 2021Updated 5 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆42Apr 9, 2023Updated 3 years ago