Generate VHDL RTL that implements a register block from compiled SystemRDL input.
☆14May 18, 2026Updated 5 months ago
Alternatives and similar repositories for PeakRDL-regblock-vhdl
Users that are interested in PeakRDL-regblock-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆89Mar 28, 2026Updated 6 months ago
- An open-source HDL register code generator fast enough to run in real time.☆92Updated this week
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆14Jun 30, 2023Updated 3 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Unified Coverage Interoperability Standard (UCIS)☆15Updated this week
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- ☆18Mar 28, 2026Updated 6 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Updated this week
- Control and status register code generator toolchain☆223Sep 1, 2026Updated last month
- This is the main repository for the CHIPS Alliance OpenPRoT project☆19Updated this week
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆67Sep 22, 2026Updated 3 weeks ago
- A free and open source tool for Deep Learning Side Channel Analysis☆17Oct 31, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆30Jul 25, 2026Updated 2 months ago
- Rust proc_macro library for bit level field packing.☆10Oct 1, 2026Updated 2 weeks ago
- Use C with sphinx.ext.autodoc☆15Oct 13, 2026Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 3 months ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- VGA capture expansion board for HDMI2USB (or Digilent Atlys prototype board).☆11Oct 28, 2015Updated 10 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 3 years ago
- Envoy (NG) solar production & consumption data to InfluxDB and more☆13Jul 3, 2026Updated 3 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A repository for style files, scripts and notes that aid the use of QGIS for orienteering☆16Dec 1, 2020Updated 5 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆26Feb 25, 2025Updated last year
- ☆29Jun 15, 2026Updated 4 months ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Simple media player using GStreamer☆16Dec 13, 2011Updated 14 years ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- Hog (HDL-on-git) is an open-source tool to manage FPGA projects on git☆85Oct 14, 2026Updated last week
- Bookmark for all your commands.☆16Oct 3, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- Python classes to create agnostic wave files for HDL simulator viewer☆14Oct 14, 2026Updated last week
- Add a facade for different gps services☆12Dec 7, 2022Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- FPGA based usb stick true random number generator (TRNG)☆14May 24, 2026Updated 4 months ago