ikwzm / fclkcfgLinks
FPGA Clock Configuration Device Driver for Linux
☆30Updated 5 months ago
Alternatives and similar repositories for fclkcfg
Users that are interested in fclkcfg are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆146Updated 2 months ago
- Naive Educational RISC V processor☆85Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- ☆69Updated 2 weeks ago
- Fabric generator and CAD tools.☆193Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- ☆64Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆56Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- CoreScore☆160Updated 6 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Open-source FPGA research and prototyping framework.☆209Updated last year
- The multi-core cluster of a PULP system.☆105Updated this week
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RISC-V Nox core☆66Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- ☆79Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago