FPGA Clock Configuration Device Driver for Linux
☆35Dec 4, 2025Updated 11 months ago
Alternatives and similar repositories for fclkcfg
Users that are interested in fclkcfg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Debian12 Boot Image (U-boot, Linux Kernel, Debian12 RootFS) for ZYBO/ZYBO-Z7/PYNQ-Z1/DE10-Nano/DE0-Nano-SoC☆22May 2, 2025Updated last year
- PocketBeagle baremetal examples.☆10Feb 4, 2018Updated 8 years ago
- Реабилитационный экзоскелет.☆16Oct 26, 2026Updated last week
- Templates for various types of engineering documents that I find useful☆10Feb 26, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Mar 4, 2021Updated 5 years ago
- User space mappable dma buffer device driver for Linux.☆704Updated this week
- Encapsulate Xilinx PetaLinux tools 14.04 into docker image☆14Jun 25, 2018Updated 8 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- ☆15May 13, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated 2 months ago
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- Snickerdoodle board from krtl with PYNQ☆13Nov 17, 2019Updated 6 years ago
- Custom IP project for the MicroZed☆17Feb 26, 2021Updated 5 years ago
- Capture The Flag Shitty Addon☆11Nov 2, 2019Updated 7 years ago
- Compile your own LLM for the Hailo-10H — an open pipeline from Hugging Face checkpoint to a self-contained HEF, served with hailo-ollama.☆23Oct 2, 2026Updated last month
- ☆14Mar 1, 2023Updated 3 years ago
- A basic numpy like library for micropython☆19Feb 11, 2020Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆173Nov 12, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆244Jun 15, 2026Updated 4 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- High level wrapper over AWS Rust SDK S3 support that has operations for get, put, head, list, and sync.☆12Mar 24, 2026Updated 7 months ago
- SQLite-based on-disk cache for Rust.☆26Jul 29, 2024Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆16Feb 23, 2022Updated 4 years ago
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- Miscellaneous stuff related to the EBAZ4205.☆11Mar 20, 2023Updated 3 years ago
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago