ikwzm / fclkcfgView external linksLinks
FPGA Clock Configuration Device Driver for Linux
☆32Dec 4, 2025Updated 2 months ago
Alternatives and similar repositories for fclkcfg
Users that are interested in fclkcfg are comparing it to the libraries listed below
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 4 months ago
- Templates for various types of engineering documents that I find useful☆10Feb 26, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 11 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Aug 14, 2025Updated 6 months ago
- Debian12 Boot Image (U-boot, Linux Kernel, Debian12 RootFS) for ZYBO/ZYBO-Z7/PYNQ-Z1/DE10-Nano/DE0-Nano-SoC☆20May 2, 2025Updated 9 months ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- stroppy - stress test tool for different databases☆24Oct 24, 2025Updated 3 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- A basic numpy like library for micropython☆18Feb 11, 2020Updated 6 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Jun 15, 2020Updated 5 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆29Feb 10, 2026Updated last week
- SQLite-based on-disk cache for Rust.☆24Jul 29, 2024Updated last year
- User space mappable dma buffer device driver for Linux.☆665Jan 25, 2026Updated 3 weeks ago
- Workspace for ESP32 running Lua so you can easily edit/upload Lua code to your ESP32 devices. This is effectively a NodeMCU for ESP32.☆25Dec 3, 2017Updated 8 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 3 years ago
- ☆27Mar 29, 2018Updated 7 years ago
- Very Naive MIPS CPU using Clash☆29Oct 17, 2021Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Nov 12, 2025Updated 3 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆230Nov 20, 2025Updated 2 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- This is a repository about how you can Controll KK 2.1.5 flght Controller by using the Rapsberry pi 3.☆12Sep 19, 2019Updated 6 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Mar 3, 2025Updated 11 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Flattened Device Tree Python Module☆41Sep 22, 2024Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Apr 27, 2020Updated 5 years ago
- ☆11Sep 11, 2023Updated 2 years ago
- A C# program that takes pictures at different focus distances and reconstructs a 3D model from the stack☆29Nov 22, 2013Updated 12 years ago
- ☆12Apr 15, 2025Updated 10 months ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆11Aug 1, 2024Updated last year
- ☆20May 8, 2012Updated 13 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Jul 25, 2024Updated last year
- Repositorio utilizado para el Curso de Hadoop en Platzi☆11Dec 9, 2020Updated 5 years ago