Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
☆28Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for UPDuino-LH154Q01-Display
Users that are interested in UPDuino-LH154Q01-Display are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Panel driver for JDI LT031MDZ4000 720x720 display☆10Dec 28, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆89Apr 25, 2017Updated 9 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Couple of scripts which checks length matching of your KiCad design.☆27Nov 27, 2016Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆111Oct 3, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 8 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41May 30, 2022Updated 4 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Low-cost ECP5 FPGA development board☆81Sep 1, 2020Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago
- PCB files for the Push Button Power Switch PCB☆13Dec 2, 2020Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 8 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆44Mar 14, 2019Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- S/PDIF Library☆11Apr 13, 2026Updated 5 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- UPduino☆29Mar 30, 2020Updated 6 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago