Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
☆28Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for UPDuino-LH154Q01-Display
Users that are interested in UPDuino-LH154Q01-Display are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Panel driver for JDI LT031MDZ4000 720x720 display☆10Dec 28, 2023Updated 2 years ago
- ☆18Jul 23, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆153Sep 22, 2025Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 9 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- USB Full-Speed core written in migen/LiteX☆44Mar 14, 2019Updated 7 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Couple of scripts which checks length matching of your KiCad design.☆27Nov 27, 2016Updated 9 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 8 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆89Apr 25, 2017Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆112Oct 3, 2019Updated 7 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Oct 5, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rust on STM32H7 Microcontrollers☆15Oct 9, 2019Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41May 30, 2022Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- Compare HDLs☆12Feb 9, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open source design files for the TinyFPGA B-Series boards.☆201Nov 10, 2021Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 8 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Open source design files for the TinyFPGA A-Series boards.☆104Nov 10, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago