gtjennings1 / UPDuino-LH154Q01-DisplayView external linksLinks
Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
☆28Jul 25, 2018Updated 7 years ago
Alternatives and similar repositories for UPDuino-LH154Q01-Display
Users that are interested in UPDuino-LH154Q01-Display are comparing it to the libraries listed below
Sorting:
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- ☆17Jul 23, 2018Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Linux support for International Test Instruments' 1480A USB protocol analyzer☆15May 13, 2019Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆86Apr 25, 2017Updated 8 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆148Sep 22, 2025Updated 4 months ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Dec 4, 2018Updated 7 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Oct 3, 2019Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- verilog FPGA code for NeTV☆63May 7, 2012Updated 13 years ago
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- Example projects for Quokka FPGA toolkit☆37Jan 13, 2023Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41May 30, 2022Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Apr 27, 2020Updated 5 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Sep 26, 2019Updated 6 years ago