necst / iron
Image Registration on FPGAs
☆21Updated 2 years ago
Alternatives and similar repositories for iron:
Users that are interested in iron are comparing it to the libraries listed below
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- ☆91Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆88Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆35Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆23Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 8 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆63Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆41Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A graph linear algebra overlay☆51Updated last year
- Fast and accurate DRAM power and energy estimation tool☆152Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆35Updated 3 years ago
- ☆28Updated 5 years ago
- CGRA framework with vectorization support.☆29Updated this week