AlbertoParravicini / segretini-matplottini
A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making
☆22Updated last year
Alternatives and similar repositories for segretini-matplottini:
Users that are interested in segretini-matplottini are comparing it to the libraries listed below
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- Image Registration on FPGAs☆21Updated 2 years ago
- Digital Circuit Design project for Politecnico di Milano☆8Updated 4 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆14Updated last year
- Repository esercitazioni del corso Prova Finale (Ingegneria del Software) 2020 - Prof. G. Cugola☆17Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆10Updated 3 weeks ago
- ☆25Updated 6 months ago
- ☆13Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆42Updated 2 months ago
- ☆11Updated 3 years ago
- ☆86Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Updated 6 years ago
- ☆13Updated 2 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆21Updated last month
- RISC-V Nox core☆62Updated last week
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆17Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆13Updated this week
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆19Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 10 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated this week
- matrix-coprocessor for RISC-V☆12Updated 2 weeks ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month