AlbertoParravicini / segretini-matplottiniLinks
A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making
☆22Updated last year
Alternatives and similar repositories for segretini-matplottini
Users that are interested in segretini-matplottini are comparing it to the libraries listed below
Sorting:
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- Image Registration on FPGAs☆21Updated 2 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆26Updated last week
- A research shell for Alveo V80☆17Updated 3 weeks ago
- ☆14Updated last year
- ☆87Updated last year
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- ☆14Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 2 months ago
- ☆14Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- ☆30Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 weeks ago
- ☆24Updated 4 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- An awesome curated list of languages and tools to program FPGAs☆63Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 6 months ago
- ☆58Updated 2 years ago
- ☆62Updated 3 months ago
- ☆25Updated 6 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆15Updated this week
- DASS HLS Compiler☆29Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆27Updated 6 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆15Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago