A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making
☆23Nov 17, 2023Updated 2 years ago
Alternatives and similar repositories for segretini-matplottini
Users that are interested in segretini-matplottini are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Image Registration on FPGAs☆21Aug 28, 2022Updated 4 years ago
- Polyglot CUDA integration for the GraalVM☆18Apr 6, 2025Updated last year
- LOGAN: High-Performance Multi-GPU X-Drop Long-Read Alignment.☆30Sep 23, 2022Updated 4 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Jan 21, 2018Updated 8 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- An awesome curated list of languages and tools to program FPGAs☆76Jun 22, 2022Updated 4 years ago
- Dynamic analysis tool to find memory overlaps in an executable☆10Apr 25, 2022Updated 4 years ago
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 3 years ago
- ☆12Sep 25, 2024Updated 2 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Open Source Cell Library for Predictive CNFET Technology☆16Mar 12, 2026Updated 6 months ago
- Specification of the FMI Layered Standard for XCP☆16Feb 10, 2026Updated 7 months ago
- ☆11Sep 3, 2022Updated 4 years ago
- Refinements of the WFA alignment algorithm with better complexity☆26Mar 31, 2022Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- Open Data distributed by the city of Milan in an easy to use format (GeoJSON) and some experiments☆17Oct 8, 2013Updated 12 years ago
- AMD Xilinx University Program Embedded tutorial☆53Feb 18, 2023Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- Desktop application of new Bing's AI-powered chat☆22May 8, 2023Updated 3 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- My latex notes on whatever I'm studying. All are available to the public, but please take them with a grain of salt and notify me in case…☆74Updated this week
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GNU/binutils revision 2.13 targetting Infineon tricore CPU architecture☆22Jan 30, 2019Updated 7 years ago
- ☆13Apr 15, 2025Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated 2 years ago
- Benchmarking pairwise aligners☆38Aug 26, 2026Updated last month
- re-implementation of yolo v2 detection using torchvision vgg16 bn model. (CVPR2017)☆14Aug 15, 2022Updated 4 years ago