Alternatives and similar repositories for segretini-matplottini

Users that are interested in segretini-matplottini are comparing it to the libraries listed below

• necst / xlnx-project-template
  Template Repository for Xilinx HLS design flow
  ☆12Updated 4 years ago
• ATaylorCEngFIET / Professional-PYNQ
  ☆14Updated last year
• AGS-L / DynaRapid
  ☆16Updated last week
• lana555 / dynamatic
  ☆87Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆32Updated 2 years ago
• ECASLab / cynq
  PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
  ☆28Updated 2 months ago
• marg-tools / CoMeT
  An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
  ☆51Updated 3 months ago
• sharc-lab / gnn-builder
  An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
  ☆23Updated last year
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆34Updated 5 months ago
• ieee-ceda-datc / RDF-2020
  ☆15Updated 3 years ago
• CastLab-KAIST / OpenMDS
  ☆14Updated 2 years ago
• Xilinx / SLASH
  A research shell for Alveo V80
  ☆19Updated 3 weeks ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated last year
• andrewboutros / rad-flow
  The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…
  ☆38Updated 4 months ago
• incoresemi / river_core
  RiVer Core is an open source Python based RISC-V Core Verification framework.
  ☆22Updated 5 months ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆92Updated 5 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆115Updated last year
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆54Updated 5 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆23Updated last year
• pulp-platform / svase
  ☆33Updated 10 months ago
• efabless / chipcraft---mest-course
  ☆37Updated 4 months ago
• ASU-VDA-Lab / MLCAD25-Contest-Scripts-Benchmarks
  ☆13Updated last month
• Deepak42074 / Sky130-RTL-Design-And-Synthesis-Using-Verilog
  ☆15Updated 3 years ago
• coleblackman / TIDENet
  TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…
  ☆17Updated 2 years ago
• arm-university / SoC-design-and-prototyping-Research-Enablement-Kit
  SoC design & prototyping
  ☆16Updated 5 months ago
• UCLA-VAST / RapidStream
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆126Updated 2 years ago
• openecos-projects / icsprout55-pdk
  55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
  ☆114Updated last week
• esa-tu-darmstadt / tapasco
  The Task Parallel System Composer (TaPaSCo)
  ☆111Updated this week
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆39Updated last week
• kiabuzz / CompressedLUT
  A tool to generate optimized hardware files for univariate functions.
  ☆29Updated last year