AlbertoParravicini / segretini-matplottini
A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making
☆22Updated last year
Alternatives and similar repositories for segretini-matplottini
Users that are interested in segretini-matplottini are comparing it to the libraries listed below
Sorting:
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- Image Registration on FPGAs☆21Updated 2 years ago
- Repository esercitazioni del corso Prova Finale (Ingegneria del Software) 2020 - Prof. G. Cugola☆17Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆24Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 2 weeks ago
- An awesome curated list of languages and tools to program FPGAs☆63Updated 2 years ago
- ☆13Updated last year
- ☆11Updated 2 weeks ago
- ☆15Updated 3 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- ☆25Updated last year
- Tools for working with circuits as graphs in python☆116Updated last year
- Starlight: A Kernel Optimizer for GPU Processing☆15Updated last year
- Userspace DMA library for Zynq-based SoCs☆16Updated 6 years ago
- ☆86Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- FPGA version of Rodinia in HLS C/C++☆35Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last month
- Project repo for the POSH on-chip network generator☆45Updated last month
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- DNN Compiler for Heterogeneous SoCs☆36Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Cross EDA Abstraction and Automation☆38Updated this week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆27Updated 2 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year