AlbertoParravicini / segretini-matplottiniLinks
A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making
☆22Updated last year
Alternatives and similar repositories for segretini-matplottini
Users that are interested in segretini-matplottini are comparing it to the libraries listed below
Sorting:
- Template Repository for Xilinx HLS design flow☆12Updated 3 years ago
- A research shell for Alveo V80☆17Updated last week
- An awesome curated list of languages and tools to program FPGAs☆65Updated 3 years ago
- Image Registration on FPGAs☆21Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 7 months ago
- ☆14Updated 2 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆26Updated 3 weeks ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- ☆14Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated last week
- ☆18Updated 5 months ago
- ☆87Updated last year
- ☆24Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆30Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- ☆29Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- Next generation CGRA generator☆114Updated this week
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆55Updated 2 weeks ago
- ☆58Updated 2 years ago