mdmfernandes / smocLinks
A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.
☆12Updated 3 years ago
Alternatives and similar repositories for smoc
Users that are interested in smoc are comparing it to the libraries listed below
Sorting:
- SKILL Package Manager☆8Updated 6 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆40Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated last week
- Cadence Virtuoso Design Management System☆35Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated this week
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- Skill language interpreter☆66Updated 4 years ago
- Interchange formats for chip design.☆31Updated 2 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆17Updated 4 years ago
- Read Spectre PSF files☆64Updated last month
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- BAG framework☆41Updated 11 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆23Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python interface for Cadence Spectre☆14Updated last month
- Files for Advanced Integrated Circuits☆29Updated last month
- Reinforcement learning assisted analog layout design flow.☆24Updated last year
- BAG framework☆30Updated 6 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Verilog-A simulation models