Alternatives and similar repositories for smoc

Users that are interested in smoc are comparing it to the libraries listed below

• electronics-and-drives / SPAM
  SKILL Package Manager
  ☆8Updated 6 years ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆35Updated 2 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆55Updated this week
• bluecheetah / bag
  BAG framework
  ☆40Updated 11 months ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆40Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated last month
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆37Updated 5 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 5 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated last year
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆16Updated 4 years ago
• ucb-art / bag
  BAG framework
  ☆29Updated 6 months ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆14Updated last month
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated last month
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆41Updated last year
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆25Updated 7 months ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆27Updated 2 years ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 11 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆57Updated 5 years ago
• muhammadaldacher / RF-design-of-1.9-GHz-Rx-frontend
  This project shows the design process of the main blocks of a typical RX frontend system.
  ☆23Updated 4 years ago
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆24Updated last year
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆23Updated 6 years ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆29Updated last month
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆33Updated 10 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated 11 months ago