Alternatives and similar repositories for smoc

Users that are interested in smoc are comparing it to the libraries listed below

• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆45Updated 3 weeks ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 3 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆66Updated this week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated 4 months ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated this week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆39Updated 5 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆39Updated 3 years ago
• jonpry / Pill
  Skill language interpreter
  ☆72Updated 5 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆70Updated last month
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆24Updated last year
• tub-msc / ordec
  Custom IC Design Platform
  ☆44Updated this week
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆26Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆127Updated 2 weeks ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆20Updated 5 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆82Updated 9 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆67Updated last month
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆26Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆40Updated last week
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆17Updated 5 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆128Updated 2 years ago
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆28Updated 3 weeks ago
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆14Updated 6 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated 2 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆29Updated 3 years ago