mdmfernandes / smocLinks
A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.
☆12Updated 3 years ago
Alternatives and similar repositories for smoc
Users that are interested in smoc are comparing it to the libraries listed below
Sorting:
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated last week
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- BAG framework☆41Updated last year
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆43Updated last year
- Automatic generation of real number models from analog circuits☆47Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- Skill language interpreter☆70Updated 5 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆38Updated 2 years ago
- Python package for IBIS-AMI model development and testing☆31Updated last week
- skywater 130nm pdk☆36Updated last week
- Python interface for Cadence Spectre☆18Updated 3 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Read Spectre PSF files☆69Updated this week
- Interchange formats for chip design.☆36Updated 6 months ago
- Custom IC Design Platform☆36Updated this week
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 4 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆25Updated 6 years ago
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- Files for Advanced Integrated Circuits☆32Updated 3 weeks ago
- Verilog-A simulation models☆86Updated 3 weeks ago
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- ☆56Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Updated last year