mdmfernandes / smoc
A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.
☆11Updated 3 years ago
Alternatives and similar repositories for smoc:
Users that are interested in smoc are comparing it to the libraries listed below
- SKILL Package Manager☆8Updated 5 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆31Updated 4 years ago
- Cadence Virtuoso Design Management System☆33Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Automatic generation of real number models from analog circuits☆38Updated 11 months ago
- Connect Cadence Virtuoso to a Python client using sockets.☆15Updated 4 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆34Updated 11 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Interchange formats for chip design.☆29Updated 2 months ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 8 months ago
- BAG framework☆40Updated 7 months ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆20Updated 8 months ago
- Python package for IBIS-AMI model development and testing☆27Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- LAYout with Gridded Objects☆26Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆48Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 8 months ago
- Skill language interpreter☆63Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆31Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆35Updated 8 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 2 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago