aesc-silicon / ElemRVLinks
ElemRV - End-to-end Open-Source RISC-V Microcontroller
☆65Updated this week
Alternatives and similar repositories for ElemRV
Users that are interested in ElemRV are comparing it to the libraries listed below
Sorting:
- ☆117Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆120Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated this week
- ☆45Updated 2 years ago
- zynq 7000 series training, with z7-lite board☆21Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 6 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- sump3 logic analyzer☆31Updated last week
- FPGA dev board based on Lattice iCE40 8k☆75Updated 5 years ago
- FTDI-based JTAG Programmer Circuit for FPGAs☆39Updated 6 months ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆157Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆59Updated last year
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- FPGA Logic Analyzer and GUI☆145Updated 2 years ago
- Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…☆187Updated last week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated this week
- Efabless mpw7 submission☆13Updated last year
- ☆14Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 3 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year