Alternatives and similar repositories for vga-playground:

Users that are interested in vga-playground are comparing it to the libraries listed below

• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆41Updated 10 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆74Updated 2 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• olofk / vidbo
  Virtual Development Board
  ☆58Updated 3 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆87Updated 5 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆124Updated 5 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆126Updated 2 months ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆50Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆170Updated 2 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆87Updated 2 years ago
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 3 months ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆260Updated this week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆78Updated 4 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆94Updated 7 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 2 weeks ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• olofk / corescore
  CoreScore
  ☆143Updated 3 weeks ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆65Updated 8 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆170Updated last year
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆56Updated last month
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated last month
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆30Updated 7 months ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆108Updated 2 weeks ago