Alternatives and similar repositories for vga-playground

Users that are interested in vga-playground are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆77Updated last year
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated this week
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 7 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated this week
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆194Updated 3 months ago
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆308Updated last year
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆123Updated 2 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆59Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆171Updated last month
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 3 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆66Updated 8 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆147Updated 2 years ago
• mole99 / tiny-vga
  Tiny VGA Pmod board designed in KiCad
  ☆23Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆109Updated 3 weeks ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆177Updated this week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 3 weeks ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆137Updated 4 months ago
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆69Updated 2 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆112Updated last year
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆104Updated 3 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year