Alternatives and similar repositories for vga-playground

Users that are interested in vga-playground are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆127Updated 10 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 7 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• olofk / vidbo
  Virtual Development Board
  ☆60Updated 3 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆52Updated last month
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 3 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated 3 weeks ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆95Updated last month
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆45Updated 2 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆110Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 2 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆94Updated 2 years ago
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆47Updated last month
• olofk / qerv
  ☆17Updated 2 months ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆172Updated last month
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆159Updated 9 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 5 months ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 8 months ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆103Updated 3 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• mole99 / tiny-vga
  Tiny VGA Pmod board designed in KiCad
  ☆19Updated 10 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 2 weeks ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆62Updated 2 years ago