TinyTapeout / vga-playground
Playground for VGA projects on Tiny Tapeout
☆60Updated 2 months ago
Alternatives and similar repositories for vga-playground:
Users that are interested in vga-playground are comparing it to the libraries listed below
- WIP 100BASE-TX PHY☆74Updated 5 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 8 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Virtual Development Board☆59Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆38Updated last week
- Unofficial Yosys WebAssembly packages☆70Updated this week
- A computer for human beings.☆44Updated 5 months ago
- Exploring gate level simulation☆56Updated 2 weeks ago
- A pipelined RISC-V processor☆55Updated last year
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆28Updated 2 weeks ago
- A Full Hardware Real-Time Ray-Tracer☆102Updated 2 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆156Updated 7 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Tiny VGA Pmod board designed in KiCad☆17Updated 8 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- ☆15Updated 5 months ago
- Doom classic port to lightweight RISC‑V☆91Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated last year
- A configurable RTL to bitstream FPGA toolchain☆28Updated last month
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Yet Another VHDL tool☆31Updated 7 years ago