Alternatives and similar repositories for vga-playground

Users that are interested in vga-playground are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆135Updated last year
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆77Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆88Updated 6 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 7 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆56Updated 2 weeks ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 3 months ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆193Updated last week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆146Updated 2 weeks ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆125Updated 3 months ago
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆68Updated 9 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆308Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆110Updated last week
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆159Updated last month
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆145Updated last week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆76Updated last week
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆69Updated 2 years ago
• olofk / corescore
  CoreScore
  ☆171Updated 2 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆177Updated 2 weeks ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated last week
• TinyTapeout / ttsky25a-tinyQV
  TinyQV - Crowdsourced Risc-V SoC
  ☆33Updated 3 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆63Updated 2 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆107Updated 3 years ago