Alternatives and similar repositories for vga-playground:

Users that are interested in vga-playground are comparing it to the libraries listed below

• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆74Updated 3 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆125Updated 6 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated 11 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆132Updated 3 months ago
• olofk / vidbo
  Virtual Development Board
  ☆59Updated 3 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆89Updated 6 months ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆88Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆52Updated last year
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 4 months ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆103Updated 3 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆105Updated last year
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆34Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆59Updated 3 weeks ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆48Updated 2 months ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆99Updated 2 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆15Updated last week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆173Updated last month
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆79Updated 5 months ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆58Updated last year
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆166Updated last month
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated this week
• icebreaker-fpga / icebreaker-verilog-examples
  This repository contains small example designs that can be used with the open source icestorm flow.
  ☆147Updated 3 years ago