Chip on Wafer on Substrate (CoWoS) Guide
☆56Feb 1, 2022Updated 4 years ago
Alternatives and similar repositories for CoWoS-Guide
Users that are interested in CoWoS-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple step by step tutorial for Cadence Innovus☆30Jul 22, 2026Updated 3 months ago
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- ☆13May 5, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- [TCL] - PNR - Innovus☆10Jun 15, 2023Updated 3 years ago
- A short and on point tutorial on how to use an ASIC logic synthesis tool☆17Jul 3, 2026Updated 4 months ago
- ☆29Oct 20, 2019Updated 7 years ago
- A high-performance, PPA (Performance, Power, Area) optimized Arithmetic Logic Unit (ALU) designed for a 32-bit processor core. This proje…☆15Oct 21, 2026Updated 2 weeks ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- ☆27Aug 2, 2021Updated 5 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A Julia interface for cameras☆11Apr 19, 2023Updated 3 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆21Updated this week
- PAROAttn based on SAGEAttn☆11Nov 30, 2025Updated 11 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 8 years ago
- Automates signal integrity (SI) and power integrity (PI) related simulations.☆18Oct 1, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Updated this week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- 2D Systolic Array Multiplier☆36Aug 22, 2026Updated 2 months ago
- ☆10Jun 21, 2022Updated 4 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆20Dec 1, 2023Updated 2 years ago
- Reimplementation of paper EIE by Stanford Song Han☆10Mar 18, 2021Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Open source xbox cpu interposer☆61May 24, 2026Updated 5 months ago
- ☆12Oct 2, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆33Nov 25, 2022Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- NAMD - a parallel, object-oriented molecular dynamics code☆10Sep 29, 2016Updated 10 years ago