Chip on Wafer on Substrate (CoWoS) Guide
☆47Feb 1, 2022Updated 4 years ago
Alternatives and similar repositories for CoWoS-Guide
Users that are interested in CoWoS-Guide are comparing it to the libraries listed below
Sorting:
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 24, 2026Updated last week
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- ☆21Feb 20, 2026Updated last week
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Feb 24, 2026Updated last week
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- gem5 repository to study chiplet-based systems☆87Apr 18, 2019Updated 6 years ago
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago