mikeroyal / CoWoS-GuideLinks
Chip on Wafer on Substrate (CoWoS) Guide
☆47Updated 4 years ago
Alternatives and similar repositories for CoWoS-Guide
Users that are interested in CoWoS-Guide are comparing it to the libraries listed below
Sorting:
- Library of open source PDKs☆65Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- FPU Generator☆20Updated 4 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- ☆37Updated last week
- Intel Compiler for SystemC☆27Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- ☆90Updated this week
- ☆27Updated 4 years ago
- ☆40Updated 2 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆19Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 10 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- ☆47Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- ☆14Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 5 months ago
- ☆12Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- cycle accurate Network-on-Chip Simulator☆33Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Updated 3 weeks ago
- RTL data structure☆60Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Updated last year