mikeroyal / CoWoS-GuideLinks
Chip on Wafer on Substrate (CoWoS) Guide
☆34Updated 3 years ago
Alternatives and similar repositories for CoWoS-Guide
Users that are interested in CoWoS-Guide are comparing it to the libraries listed below
Sorting:
- ☆25Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆38Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- The Riallto Open Source Project from AMD☆81Updated 3 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆22Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆48Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆105Updated this week
- ☆68Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- A textbook on system on chip design using Arm Cortex-A☆32Updated last month
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Updated 6 years ago
- ☆39Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated 3 weeks ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆11Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆47Updated last month
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆28Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆67Updated 10 months ago