由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
☆40Jul 5, 2025Updated 8 months ago
Alternatives and similar repositories for nanpanjiang-project
Users that are interested in nanpanjiang-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RuyiSDK Package Manager☆35Mar 16, 2026Updated last week
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- Auto-Prox-AAAI24☆14Apr 30, 2024Updated last year
- a c89 compiler, need total test.☆29Jan 20, 2018Updated 8 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- 将源码工程文件批量转到一个pdf中，并自动生成文件标签以便跳转。☆24Sep 13, 2015Updated 10 years ago
- Updated C version of the Test Suite for Vectorising Compilers☆71Mar 14, 2024Updated 2 years ago
- Bountysource browser extension.☆13Nov 17, 2016Updated 9 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆24Feb 23, 2023Updated 3 years ago
- 《自己动手写AI编译器》☆34Oct 19, 2024Updated last year
- Technical blogs from the PLCT Lab.☆21Nov 18, 2025Updated 4 months ago
- A telegram bot to balance parenthesis in the world☆15Jul 17, 2025Updated 8 months ago
- The fun programming language☆17Oct 30, 2024Updated last year
- ☆16Oct 26, 2017Updated 8 years ago
- Some examples of the Cpp target.☆10Nov 7, 2023Updated 2 years ago
- ☆67Mar 3, 2026Updated 3 weeks ago
- 给llvm17.0.6添加一个新后端Cpu0☆12Apr 22, 2024Updated last year
- A Racket Meta-Program Generator☆17Mar 26, 2020Updated 5 years ago
- Official website for Jiachen Project (甲辰计划).☆62Feb 5, 2026Updated last month
- puppy-rtos kernel☆20Mar 16, 2025Updated last year
- An MLIR-based AI compiler designed for Python frontend to RISC-V DSA☆13Oct 10, 2024Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- a guide to writing LLVM Pass for beginners☆41Sep 6, 2024Updated last year
- ☆22Nov 25, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆81Oct 29, 2024Updated last year
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 6 months ago
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆704Mar 17, 2026Updated last week
- FreeRTOS BSP for Boundary Devices platforms☆11Mar 14, 2025Updated last year
- PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。☆24Jul 25, 2020Updated 5 years ago
- ☆10Sep 7, 2022Updated 3 years ago
- ☆13Jan 23, 2022Updated 4 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆26Jan 25, 2026Updated last month
- Python module wrapping Bindiff usage into a Python API.☆22Jan 20, 2026Updated 2 months ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆37Jun 18, 2025Updated 9 months ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,138Sep 3, 2025Updated 6 months ago