Alternatives and similar repositories for gem5:

Users that are interested in gem5 are comparing it to the libraries listed below

• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆32Updated 5 years ago
• Krishnaps / Gem5-PCI-Express
  Gem5 with PCI Express integrated.
  ☆17Updated 6 years ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆72Updated 8 months ago
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆55Updated 5 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆41Updated last year
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆21Updated 3 years ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆22Updated 4 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆61Updated 2 years ago
• darchr / dram-cache-model
  This is where gem5 based DRAM cache models live.
  ☆16Updated 2 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 3 years ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated this week
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆20Updated 10 months ago
• Shuiliusheng / spec2006_simpoint
  use two version gem5 to create spec2006 cpu simpoint & checkpoint
  ☆16Updated 5 years ago
• miaochenlu / Gem5_tutorials
  ☆19Updated last year
• PolyArch / gem-forge-framework
  ☆25Updated last year
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆41Updated 7 years ago
• shinezyy / gem5-official-old
  ☆17Updated 3 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 7 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• zslwyuan / PAAS_V1.0
  PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
  ☆43Updated 3 years ago
• FCAS-LAB / Chiplet-Gem5-SharedMemory
  ☆30Updated 11 months ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆68Updated 5 years ago
• estwings57 / CasHMC
  CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube
  ☆21Updated 6 years ago
• PrincetonUniversity / MosaicSim
  Heterogeneous simulator for DECADES Project
  ☆32Updated 11 months ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆66Updated 2 weeks ago
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆27Updated this week
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆19Updated last year