This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews should be submitted to https://gem5-review.googlesource.com/. The mirrors are synchronized every 15 minutes.
☆13May 15, 2020Updated 5 years ago
Alternatives and similar repositories for gem5
Users that are interested in gem5 are comparing it to the libraries listed below
Sorting:
- USIMM: the Utah SImulated Memory Module☆25Oct 22, 2014Updated 11 years ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- Lab assignments for 6.826☆11Nov 8, 2019Updated 6 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- Advanced Operating Systems project manifest☆14Sep 6, 2025Updated 6 months ago
- ☆34Dec 14, 2025Updated 2 months ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆43May 22, 2023Updated 2 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- ☆19Jun 20, 2020Updated 5 years ago
- Stable, non-KVM version of PTLsim.☆29Feb 16, 2016Updated 10 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆144Aug 24, 2023Updated 2 years ago
- This is a hanabi AI bot that can play on http://keldon.net/hanabi/☆11May 29, 2017Updated 8 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- Path ORAM reference implementation☆35Jul 25, 2020Updated 5 years ago
- ☆45Jul 19, 2023Updated 2 years ago
- Embed the Power of Lua into NGINX HTTP servers☆11Dec 1, 2015Updated 10 years ago
- ☆10Jan 11, 2024Updated 2 years ago
- ☆13Jan 17, 2022Updated 4 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- xmservice☆10May 28, 2020Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Jul 20, 2024Updated last year
- ☆11Aug 23, 2023Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- 不围棋c语言实现，大一大作业，关键算法是判断围棋中的气☆10Aug 14, 2020Updated 5 years ago
- ☆13Feb 13, 2026Updated 3 weeks ago
- BOSSA is the programming software used to program SAM-based Arduino boards like Flutter. We added our chip.☆12Mar 17, 2015Updated 10 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆17Feb 23, 2026Updated last week
- ☆10May 12, 2023Updated 2 years ago
- Fast Setup for Proof by Reflection, in Two Lines of Ltac.☆14Jan 12, 2021Updated 5 years ago
- A conda-smithy repository for memory_profiler.☆12Dec 4, 2025Updated 3 months ago