R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.
☆22Apr 30, 2019Updated 7 years ago
Alternatives and similar repositories for R2FFT
Users that are interested in R2FFT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 9 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆265Apr 18, 2024Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆64Jun 30, 2026Updated last month
- ☆16May 6, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆13Jul 2, 2016Updated 10 years ago
- FFT algorithm for fpga☆26Aug 17, 2021Updated 4 years ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 5 years ago
- The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference☆16Jul 14, 2019Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆28Dec 5, 2021Updated 4 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- java结课设计，一款完全基于servlet的网盘系统，无后端框架、无jsp。提供一个存储自己资源、分享自己资源、享受他人资源的文件共享平台。☆13Nov 12, 2021Updated 4 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 8 months ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 8 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- ☆19Aug 6, 2026Updated last week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- ☆13May 5, 2023Updated 3 years ago
- 1U CubeSat engineering model solar panels hardware project.☆14Dec 19, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- Alaska Research CubeSat Attitude Control and Determination System flight code☆10Jan 6, 2017Updated 9 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- PyTorch implementation of Towards Efficient Training for Neural Network Quantization☆16Jan 16, 2020Updated 6 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- ☆11Aug 2, 2024Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- ☆14Sep 29, 2024Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 3 years ago
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆19May 27, 2016Updated 10 years ago