R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.
☆22Apr 30, 2019Updated 6 years ago
Alternatives and similar repositories for R2FFT
Users that are interested in R2FFT are comparing it to the libraries listed below
Sorting:
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- ☆14Feb 23, 2026Updated last week
- Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars.☆13Dec 11, 2015Updated 10 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Technology file parser in Rust☆13Apr 6, 2021Updated 4 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Nov 11, 2025Updated 3 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆61Jul 21, 2023Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Verilog code for a circuit implementation of Radix-2 FFT☆27Dec 5, 2021Updated 4 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆36Jun 7, 2022Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- uvm_starter is a simple template for starting uvm projects☆11Feb 11, 2025Updated last year