open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists
☆45Aug 25, 2026Updated 2 months ago
Alternatives and similar repositories for takahe
Users that are interested in takahe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- Digital Design Equivalence Checking☆112Updated this week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- ☆23Sep 28, 2026Updated last month
- A tool for synthesizing Verilog programs☆125Aug 25, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- Netlist API (and more) for EDA flow development☆165Updated this week
- ☆13Aug 24, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Characterizer☆39Aug 26, 2026Updated 2 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆314Updated this week
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated 2 months ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- End-to-End Open-Source I2C GPIO Expander☆45Sep 24, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- ☆13Apr 9, 2018Updated 8 years ago
- Digital logic benchmark suite☆94Sep 28, 2026Updated last month
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated 3 months ago
- Systemverilog and UVM exercises inspired by ziglings☆35Updated this week
- Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs☆48Updated this week
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆37Aug 9, 2026Updated 2 months ago
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆382Dec 2, 2025Updated 10 months ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- SGMII☆14Jul 17, 2014Updated 12 years ago