open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists
☆42Aug 25, 2026Updated this week
Alternatives and similar repositories for takahe
Users that are interested in takahe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆31Jul 6, 2026Updated last month
- Digital Design Equivalence Checking☆101Updated this week
- Monte Carlo neutron transport in C99. GPU via Booth (AMD MI300X, NVIDIA RTX). ENDF/B-VII.1 nuclear data. Validated against ICSBEP benchma…☆15Aug 21, 2026Updated last week
- RTLMeter benchmark suite☆32Updated this week
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A comprehensive AI & ML project portfolio from the University of Texas at Austin PG Program, demonstrating real-world data science and ma…☆18Jan 25, 2026Updated 7 months ago
- ☆16May 6, 2026Updated 3 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Characterizer☆39Updated this week
- SystemVerilog file list pruner☆19Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆286Updated this week
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 5 months ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 19, 2026Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆160Updated this week
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- A tool for synthesizing Verilog programs☆122Aug 25, 2025Updated last year
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆71Aug 12, 2026Updated 2 weeks ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆369Dec 2, 2025Updated 8 months ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆50Jul 26, 2026Updated last month
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Digital logic benchmark suite☆84Aug 17, 2026Updated last week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- ☆136Aug 14, 2026Updated 2 weeks ago
- 2D Systolic Array Multiplier☆34Aug 22, 2026Updated last week
- ☆31Apr 1, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆52Apr 11, 2026Updated 4 months ago
- ☆13Sep 17, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated 3 weeks ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Updated this week
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago