open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists
☆41Jun 4, 2026Updated last month
Alternatives and similar repositories for takahe
Users that are interested in takahe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆28Jul 6, 2026Updated 2 weeks ago
- Digital Design Equivalence Checking☆78Updated this week
- ☆16May 6, 2026Updated 2 months ago
- Monte Carlo neutron transport in C99. GPU via Booth (AMD MI300X, NVIDIA RTX). ENDF/B-VII.1 nuclear data. Validated against ICSBEP benchma…☆15Jun 5, 2026Updated last month
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 10 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 4 months ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- End-to-End Open-Source I2C GPIO Expander☆45Mar 22, 2026Updated 3 months ago
- ☆13Apr 9, 2018Updated 8 years ago
- A tool for synthesizing Verilog programs☆115Aug 25, 2025Updated 10 months ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆60Apr 27, 2026Updated 2 months ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆72Jun 5, 2026Updated last month
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆25Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆363Dec 2, 2025Updated 7 months ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆40Jun 8, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Digital logic benchmark suite☆69Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆45Feb 23, 2026Updated 4 months ago
- ☆132Nov 11, 2025Updated 8 months ago
- 2D Systolic Array Multiplier☆35Updated this week
- ☆31Apr 1, 2017Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆12Sep 17, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆44Jul 2, 2026Updated 2 weeks ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆80Updated this week
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆27Feb 28, 2024Updated 2 years ago