☆27Feb 27, 2021Updated 5 years ago
Alternatives and similar repositories for AES-Core-engine-
Users that are interested in AES-Core-engine- are comparing it to the libraries listed below
Sorting:
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- A port of the OPL3 to the Panologic G1 thin client☆20Dec 24, 2019Updated 6 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 12 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- Linux firmware builder for gx6605s.☆13Jun 17, 2025Updated 8 months ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Support of e2k architecture for LuaJIT.☆11Jan 30, 2026Updated last month
- ☆11May 30, 2018Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Compression for Video Conferencing☆14Sep 14, 2022Updated 3 years ago
- ☆12Jul 15, 2016Updated 9 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆11Feb 20, 2026Updated last week
- Stub requests for browser tests☆13Feb 11, 2025Updated last year
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- PCB files for 7x15 CharliePlex LED FeatherWings☆10May 21, 2019Updated 6 years ago
- Emulator for Yamaha's YM2148 chip☆11Nov 28, 2022Updated 3 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Beta Version of Cryptographic Fault Diagnosis Tool (VerFI)☆13Nov 6, 2020Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- WSPR receiver on Raspberry PI☆11Sep 3, 2024Updated last year
- Sinclair QL for MiSTer☆14Dec 9, 2025Updated 2 months ago
- ☆10Oct 25, 2015Updated 10 years ago
- Vortex finder for time-dependent Ginzburg-Landau superconductor simulation data☆11Oct 20, 2020Updated 5 years ago
- Firmware for the Yamaha TX81Z☆14Oct 3, 2020Updated 5 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Config files for my GitHub profile.☆13Apr 22, 2022Updated 3 years ago
- ☆11Mar 27, 2024Updated last year
- ☆12Jan 5, 2015Updated 11 years ago
- ☆10Jul 31, 2022Updated 3 years ago
- VGA text demo on STM32F103 "bluepill" (38x37 characters)☆10Nov 6, 2021Updated 4 years ago