☆27Feb 27, 2021Updated 5 years ago
Alternatives and similar repositories for AES-Core-engine-
Users that are interested in AES-Core-engine- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆23Apr 15, 2021Updated 5 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 13 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- Repository for the course "Sensor Fusion and Non-Linear Filtering" - SSY345 at Chalmers University of Technology☆14May 19, 2019Updated 7 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- A port of the OPL3 to the Panologic G1 thin client☆20Dec 24, 2019Updated 6 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Advanced Machine Learning and Signal Processing IBM☆17Sep 6, 2019Updated 7 years ago
- This is a mirror of https://git.parabola.nu/parabola-cross-bootstrap.git/☆11Dec 9, 2018Updated 7 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- ☆13Mar 27, 2024Updated 2 years ago
- Cachebench, with hacks to make it run on SmartOS / x86.☆11Feb 15, 2012Updated 14 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 6 years ago
- A FPGA implementation of the NTP and NTS protocols☆69May 31, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆15May 17, 2025Updated last year
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Compression of images with JPEG algorithm using python and Huffman codes.☆10Apr 12, 2020Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Jan 21, 2023Updated 3 years ago
- Package for dynamic programming☆13Jun 23, 2020Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 3 months ago