Introductory course for Perl 5 through examples, geared towards VLSI engineers
☆53Oct 1, 2020Updated 5 years ago
Alternatives and similar repositories for Perl_intro
Users that are interested in Perl_intro are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- examples based tutorial for Ruby scripting☆67Oct 1, 2020Updated 5 years ago
- Linux command line and Scripting guide for beginner to intermediate users☆676Dec 26, 2025Updated 2 months ago
- :q Vim Reference Guide for beginner to intermediate level users☆379Dec 24, 2025Updated 3 months ago
- Syntax, working with Shell commands, Files, Text Processing, and more...☆597Dec 29, 2020Updated 5 years ago
- Command line text processing with Rust tools☆20May 14, 2022Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆18Sep 10, 2024Updated last year
- Example based guide for text processing with Perl from the command line☆115Dec 18, 2025Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Minimum Viable Perl☆34Mar 1, 2022Updated 4 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 9 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆32Sep 21, 2023Updated 2 years ago
- General purpose task runner☆10Nov 10, 2025Updated 4 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools…☆23Feb 24, 2026Updated last month
- Example based guide to mastering GNU sed☆216Dec 17, 2025Updated 3 months ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Books, reference guides and resources on Regular Expressions, CLI one-liners, Scripting Languages and Vim.☆1,421Feb 23, 2026Updated last month
- dotfiles.txt☆13Mar 8, 2026Updated 2 weeks ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- EyeWitness is designed to take screenshots of websites, provide some server header info, and identify default credentials if possible.☆14Nov 29, 2023Updated 2 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- ECG reconstruction☆14Nov 29, 2023Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago