learnbyexample / Perl_introLinks
Introductory course for Perl 5 through examples, geared towards VLSI engineers
☆51Updated 4 years ago
Alternatives and similar repositories for Perl_intro
Users that are interested in Perl_intro are comparing it to the libraries listed below
Sorting:
- A curated list of awesome open source hardware design tools☆82Updated 3 months ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- Linux command line and Scripting guide for beginner to intermediate users☆595Updated 4 months ago
- ☆60Updated 3 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆36Updated 5 months ago
- Curated lists for programming, books, movies, music, games, etc☆223Updated last week
- An open source CPU design and verification platform for academia☆112Updated last month
- Example based guide to mastering GNU sed☆205Updated 5 months ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆47Updated last year
- VHDL code examples for a digital design course☆21Updated 5 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆31Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆99Updated last year
- Curated list of awesome resources related with RISC-V☆88Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆115Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 3 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 4 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Updated last year
- Tools for SystemVerilog development.☆15Updated 7 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- Cheat sheets, especially for unix tools, databases, scripting and programming languages☆97Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated last month
- TCL scripts for FPGA (Xilinx)☆33Updated 3 years ago
- A curated list of awesome resources for HDL design and verification☆158Updated last week
- Advanced Encryption Standard (AES) SystemVerilog Core☆35Updated 7 years ago
- Hardware Description Language Translator☆18Updated 3 months ago
- ☆93Updated 6 years ago
- Electrical And Electronic Engineering Course Materials☆44Updated 3 years ago