learnbyexample / Perl_introLinks
Introductory course for Perl 5 through examples, geared towards VLSI engineers
☆51Updated 5 years ago
Alternatives and similar repositories for Perl_intro
Users that are interested in Perl_intro are comparing it to the libraries listed below
Sorting:
- A curated list of awesome open source hardware design tools☆84Updated 5 months ago
- ☆64Updated 4 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Updated 9 years ago
- Linux command line and Scripting guide for beginner to intermediate users☆596Updated 6 months ago
- ☆52Updated 3 years ago
- Curated lists for programming, books, movies, music, games, etc☆225Updated last month
- XCircuit circuit drawing and schematic capture tool☆126Updated last week
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Example based guide for text processing with Perl from the command line☆115Updated 6 months ago
- LibreCores Web Site☆36Updated 2 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆38Updated 7 months ago
- :q Vim Reference Guide for beginner to intermediate level users☆378Updated 6 months ago
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆33Updated 2 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆39Updated 2 years ago
- ☆94Updated 6 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆12Updated 3 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆50Updated 2 years ago
- An open source CPU design and verification platform for academia☆112Updated 3 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 5 years ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆229Updated 5 months ago
- Hardware Description Language Translator☆18Updated 5 months ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 10 months ago
- An abstract language model of VHDL written in Python.☆58Updated last week
- Example based guide to mastering GNU sed☆213Updated 7 months ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago