mihir8181 / VLSI-Design-Digital-SystemLinks
This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details
☆32Updated 6 years ago
Alternatives and similar repositories for VLSI-Design-Digital-System
Users that are interested in VLSI-Design-Digital-System are comparing it to the libraries listed below
Sorting:
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Repository for system verilog labs from cadence☆13Updated 5 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆50Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆109Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆26Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 3 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆84Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆33Updated 2 years ago
- ☆13Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Updated 6 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆63Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆59Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆116Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆15Updated 3 years ago
- ☆17Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆139Updated last month