This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details
☆37Mar 22, 2019Updated 6 years ago
Alternatives and similar repositories for VLSI-Design-Digital-System
Users that are interested in VLSI-Design-Digital-System are comparing it to the libraries listed below
Sorting:
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Mar 17, 2019Updated 6 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆299May 30, 2025Updated 9 months ago
- Cadence PCB and SCH Library and some tools☆14Jan 9, 2015Updated 11 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆84Aug 7, 2022Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- ☆10Aug 30, 2024Updated last year
- ☆12May 21, 2024Updated last year
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆34Oct 29, 2023Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Apr 7, 2019Updated 6 years ago
- Buildtools for the Haiku operating system. (Pull requests will be ignored; patches may be sent to https://dev.haiku-os.org).☆42Dec 18, 2025Updated 2 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Interchange formats for chip design.☆37Feb 15, 2026Updated 2 weeks ago
- ☆11Apr 3, 2017Updated 8 years ago
- Next Generation Genomic Prediction Tools☆10Dec 3, 2025Updated 3 months ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆11Sep 7, 2024Updated last year
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- Simulation package for atmospheric models based on Trixi.jl☆11Updated this week
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆42Jun 2, 2023Updated 2 years ago