mihir8181 / VLSI-Design-Digital-System
This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details
☆13Updated 5 years ago
Related projects: ⓘ
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- RISC V core implementation using Verilog.☆23Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆58Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆9Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆59Updated 9 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- Repository for system verilog labs from cadence☆9Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆75Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆33Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆27Updated last year
- ☆11Updated last year
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆22Updated 6 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆17Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆53Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year
- Single Port RAM, Dual Port RAM, FIFO☆17Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆12Updated 5 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆75Updated 4 months ago
- RTL Verilog library for various DSP modules☆80Updated 2 years ago