This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details
☆49Mar 22, 2019Updated 7 years ago
Alternatives and similar repositories for VLSI-Design-Digital-System
Users that are interested in VLSI-Design-Digital-System are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆28Apr 5, 2018Updated 8 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆32Jun 4, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆37Jan 23, 2024Updated 2 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆41Sep 21, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆60Jul 9, 2021Updated 5 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆94Mar 19, 2026Updated 4 months ago
- Semiconductor Packaging Fundamentals☆36May 19, 2025Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆17Mar 17, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆349May 30, 2025Updated last year
- ☆10Aug 30, 2024Updated last year
- An interactive digital logic simulator with verilog support (Yosys)☆28Apr 2, 2026Updated 4 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆125Jul 9, 2023Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- ☆15Jun 28, 2021Updated 5 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The template for VLSI project☆27May 10, 2019Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 6 years ago
- Open Source VLSI Tools☆33Feb 6, 2021Updated 5 years ago
- Machine learning can enhance a BMS by improving SOC and SOH estimation, detecting faults, and optimizing control policies. By leveraging …☆14Feb 16, 2024Updated 2 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆25Jul 30, 2026Updated 2 weeks ago
- The OggBox project - an open hardware portable music player based on STM32 and VLSI parts☆16Oct 11, 2019Updated 6 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 6 months ago
- ☆15Jun 17, 2025Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆47Jun 19, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An implementation of ADC transfer using USB Virtual Com Port on STM32F103RBT6☆12Jan 11, 2023Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆35Aug 31, 2023Updated 2 years ago
- A modular hardware abstraction library☆55Aug 3, 2026Updated 2 weeks ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago