thu-cs-lab / thinpad_topLinks
Project template for Artix-7 based Thinpad board
☆52Updated last month
Alternatives and similar repositories for thinpad_top
Users that are interested in thinpad_top are comparing it to the libraries listed below
Sorting:
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位☆125Updated last month
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A summary of my projects☆49Updated 3 months ago
- The MiniDecaf compilers.☆67Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- The MiniDecaf test cases.☆18Updated 5 months ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆144Updated 4 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆52Updated last month
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- Naïve MIPS32 SoC implementation☆117Updated 5 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- uCore MIPS32 porting☆18Updated 5 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- A router IP written in Verilog.☆12Updated 5 years ago
- ☆35Updated 6 years ago
- THU Bell on macOS☆28Updated 5 years ago
- An optimizing compiler targeting armv7 and risc-v32☆62Updated 8 months ago
- Documentation for Router Lab☆68Updated last week
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Lab for Network Principles since 2019-2020 fall☆175Updated last month
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- 《计算机设计与实践》测试框架☆17Updated 3 years ago
- An Automatic Theorem Prover for Hilbert System, generating nearly-minimal proofs.☆11Updated 9 months ago
- Documentation for Digital Design course☆20Updated 4 months ago
- THU Computational Graphics course projects, grade A+.☆36Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 4 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 3 years ago