Alternatives and similar repositories for thinpad_top:

Users that are interested in thinpad_top are comparing it to the libraries listed below

• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆114Updated 4 months ago
• jiegec / Projects
  A summarize of my projects.
  ☆47Updated 7 months ago
• decaf-lang / minidecaf
  The MiniDecaf compilers.
  ☆67Updated 4 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 2 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆37Updated 2 months ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last year
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆19Updated 5 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• LyricZhao / THU-Bell
  THU Bell on macOS
  ☆28Updated 4 years ago
• MashPlant / computational_graphics_2019
  THU Computational Graphics course projects, grade A+.
  ☆35Updated 2 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆105Updated 5 years ago
• z4yx / ucore-thumips
  uCore MIPS32 porting
  ☆18Updated 5 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• MashPlant / DStl
  Various data structures implementation, in STL style
  ☆11Updated 3 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 3 years ago
• jiegec / kb
  My knowledge base
  ☆40Updated this week
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 6 years ago
• jiegec / dcst-facts
  Facts of DCST of Tsinghua University
  ☆46Updated 2 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• thu-cs-lab / Digital-Design-Docs
  Documentation for Digital Design course
  ☆19Updated 6 months ago
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated last year
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• segviol / indigo
  A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17
  ☆42Updated 4 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆11Updated 7 months ago