thu-cs-lab / jieplagView external linksLinks
Plagiarism detection tool in Rust (inspired by Stanford Moss)
☆54Sep 12, 2025Updated 5 months ago
Alternatives and similar repositories for jieplag
Users that are interested in jieplag are comparing it to the libraries listed below
Sorting:
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- CIDR union / subtraction☆14Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated 11 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago
- 网络学堂 PC 端 App☆21Feb 4, 2023Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 2 months ago
- Framework of pa code for THU compiler principle course.☆13Dec 18, 2019Updated 6 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated last month
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- Source code for Puzzle Game version 1.☆24Sep 1, 2020Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- RISC-V VM in Bash☆29Apr 3, 2025Updated 10 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- A TUI signal waveform viewer.☆22Mar 27, 2025Updated 10 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- ☆10Apr 2, 2021Updated 4 years ago
- Generic C-like Preprocessor for Rust☆13Jun 27, 2023Updated 2 years ago
- ☆11Sep 23, 2023Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 5 years ago
- CPU micro benchmarks☆76Updated this week
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Mar 29, 2022Updated 3 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- 北航编译原理 2020 课设 / BUAA Compiler 2020 / Naive speedrun useless compiler☆14Oct 23, 2022Updated 3 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago