Plagiarism detection tool in Rust (inspired by Stanford Moss)
☆54Jun 28, 2026Updated 2 months ago
Alternatives and similar repositories for jieplag
Users that are interested in jieplag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Benchmarking a single‑prompt Rust OS kernel implementation, comparing Claude Code Fable, Opus, and Sonnet.☆62Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Framework of pa code for THU compiler principle course.☆13Dec 18, 2019Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- CIDR union / subtraction☆14Aug 17, 2026Updated 3 weeks ago
- 网络学堂 PC 端 App☆21Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 5 months ago
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆53Aug 3, 2026Updated last month
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆99Aug 29, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 计算机组成原理课程 RISC-V 监控程 序，支持 32 位和 64 位☆127Dec 4, 2025Updated 9 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- RISC-V VM in Bash☆29Apr 3, 2025Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- Generic C-like Preprocessor for Rust☆14Jun 27, 2023Updated 3 years ago
- ☆10Apr 2, 2021Updated 5 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Environment control for benchmarks☆14Feb 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Remote JTAG server for remote debugging☆46Dec 31, 2025Updated 8 months ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 8 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- 在线图书借阅系统 - 2017 THU OOP课大作业☆14Jul 1, 2018Updated 8 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆10Sep 23, 2023Updated 2 years ago
- My knowledge base☆104Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A fake SSH tarpit that logs passwords and commands from attackers☆39Jun 7, 2026Updated 3 months ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- 演讲《GPU 驱动的发行版适配》☆11Mar 18, 2024Updated 2 years ago
- My blog☆11Jul 6, 2025Updated last year
- Maintain patches for running chromium on loongarch64☆18Aug 29, 2026Updated last week
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- CoreMark 1.01 ported to WebAssembly☆47Sep 1, 2026Updated last week