thu-cs-lab / jieplagLinks
Plagiarism detection tool in Rust (inspired by Stanford Moss)
☆52Updated last month
Alternatives and similar repositories for jieplag
Users that are interested in jieplag are comparing it to the libraries listed below
Sorting:
- Project template for Artix-7 based Thinpad board☆52Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated last year
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- An awesome language and its compiler.☆34Updated 3 years ago
- ☆11Updated last year
- The MiniDecaf compilers.☆67Updated 4 years ago
- A summary of my projects☆49Updated 3 months ago
- 支持 USTC 统一身份认证系统鉴权的反向代理,让你的网站只有科大人可以访问☆26Updated 4 years ago
- 2023/12/22 电三 420 每周会议技术分享:「容器」的 slides 和附件☆10Updated last year
- 一起来数三角形吧!☆10Updated last year
- A simple Docker-based build & judge system for complex multi-file projects. 使用 Docker 隔离的适用于多文件项目的自动评测机。☆44Updated 3 years ago
- An open-source anonymous forum frontend.☆55Updated 4 years ago
- An optimizing compiler targeting armv7 and risc-v32☆62Updated 8 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- 网络学堂 PC 端 App☆21Updated 2 years ago
- Follow nginx log, and find out bad guys!☆23Updated last week
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- Documentation for Router Lab☆68Updated last week
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆28Updated 4 months ago
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆37Updated last week
- 我,秦始皇,打钱!可以开发票。☆56Updated last year
- Warning: 🕳 ahead!☆16Updated 5 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- A router IP written in Verilog.☆12Updated 5 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆144Updated 4 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- The MiniDecaf tutorial documentation.☆98Updated last week