A naive verilog/systemverilog formatter
☆22Apr 2, 2026Updated 4 months ago
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 7 years ago
- 网络学堂 PC 端 App☆21Updated this week
- Project template for Artix-7 based Thinpad board☆53Aug 3, 2026Updated last week
- Convert regex(es) to dfa.☆14Apr 30, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- A utility to clone all files from learn.tsinghua.edu.cn☆30Aug 4, 2026Updated last week
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- A summary of my projects☆49Dec 29, 2025Updated 7 months ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Mar 29, 2022Updated 4 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- 清华大学2019计网联合实验第一组☆28Jan 15, 2020Updated 6 years ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated last month
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Operating System Simulator☆18Jun 18, 2019Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lab for Network Principles since 2019-2020 fall☆176Sep 22, 2025Updated 10 months ago
- THU Bell on macOS☆28Feb 24, 2020Updated 6 years ago
- 基于Mastodon的分布式高校封闭平台☆45Jun 12, 2023Updated 3 years ago
- A .NET implementation of TEA, XTEA and XXTEA algorithm.☆17Oct 9, 2019Updated 6 years ago
- CTF - Jarvis OJ 我的题解☆37Aug 11, 2019Updated 7 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 3 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆17Feb 11, 2024Updated 2 years ago
- CIDR union / subtraction☆14Updated this week
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- My knowledge base☆103Updated this week
- An implementation of "Efficient Gradient-Domain Compositing Using Quadtrees", SIGGRAPH 2007.☆25Jan 9, 2020Updated 6 years ago
- ☆20Dec 11, 2024Updated last year
- Documentation for Router Lab☆74Updated this week
- The Decaf compiler, written in Rust☆57Dec 18, 2019Updated 6 years ago
- A simple gitlab/github web hooks daemon☆16Jul 30, 2026Updated 2 weeks ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆12Jun 9, 2019Updated 7 years ago