jiegec / verilog-formatLinks
A naive verilog/systemverilog formatter
☆21Updated 7 months ago
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below
Sorting:
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- A router IP written in Verilog.☆12Updated 5 years ago
- RV32I by cats☆15Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- My knowledge base☆71Updated this week
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A simple USB to UART board designed with KiCad.☆14Updated 2 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- A summary of my projects☆49Updated 3 months ago
- Remote JTAG server for remote debugging☆42Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Updated 5 years ago
- Compiling finite generators to digital logic. WIP☆13Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆28Updated 4 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- 网络学堂 PC 端 App☆21Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆43Updated 2 weeks ago
- Project template for Artix-7 based Thinpad board☆52Updated last month