A naive verilog/systemverilog formatter
☆21Mar 22, 2025Updated 11 months ago
Alternatives and similar repositories for verilog-format
Users that are interested in verilog-format are comparing it to the libraries listed below
Sorting:
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- 网络学堂 PC 端 App☆21Feb 4, 2023Updated 3 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Convert regex(es) to dfa.☆14Apr 30, 2021Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- My knowledge base☆80Updated this week
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 5 months ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Mar 29, 2022Updated 3 years ago
- Zero-Config Single-Node Workload Manager☆17Jan 5, 2021Updated 5 years ago
- A .NET implementation of TEA, XTEA and XXTEA algorithm.☆17Oct 9, 2019Updated 6 years ago
- A summary of my projects☆49Dec 29, 2025Updated 2 months ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Operating System Simulator☆18Jun 18, 2019Updated 6 years ago
- ☆20Dec 11, 2024Updated last year
- An implementation of "Efficient Gradient-Domain Compositing Using Quadtrees", SIGGRAPH 2007.☆25Jan 9, 2020Updated 6 years ago
- 开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.☆10Aug 28, 2024Updated last year
- Implementation of several grid routers in Rust☆13Updated this week
- An advanced cross-platform serial port utility☆27Dec 28, 2025Updated 2 months ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 3 months ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- Everything about PACMAN!☆14Dec 18, 2025Updated 2 months ago
- 在线图书借阅系统 - 2017 THU OOP课大作业☆13Jul 1, 2018Updated 7 years ago
- A simple gitlab/github web hooks daemon☆16Feb 6, 2026Updated 3 weeks ago
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 7 months ago