dramforever / finlogLinks
Compiling finite generators to digital logic. WIP
☆14Updated 4 years ago
Alternatives and similar repositories for finlog
Users that are interested in finlog are comparing it to the libraries listed below
Sorting:
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Convert shared libraries into relocatable objects☆10Updated last year
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆17Updated 3 years ago
- A Collection of Papers & Notes in Programming Language & Formal Verification☆17Updated 3 years ago
- ☆23Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Yet Another AsYnc runtime for RuSt.☆34Updated 5 years ago
- Dockerfile with Vivado for CI☆28Updated 5 years ago
- ☆11Updated last year
- A 3d printed case design for Lichee Pi 4A☆12Updated 2 years ago
- Relaxed Rust (for cats)☆17Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- OS Tutorial Summer of Code 2020☆19Updated 3 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Updated 5 months ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆37Updated last month
- A WIP Float32 soft FPU implementation☆22Updated 4 years ago
- CIDR union / subtraction☆14Updated this week
- A Rust style C++ library.☆19Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- 🌈 Path tracer implemented in OCaml based on "Ray Tracing in One Weekend"☆19Updated 3 years ago
- RV32I by cats☆16Updated last year