Compiling finite generators to digital logic. WIP
☆13Aug 24, 2020Updated 5 years ago
Alternatives and similar repositories for finlog
Users that are interested in finlog are comparing it to the libraries listed below
Sorting:
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- ☆20Dec 11, 2024Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- 开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.☆10Aug 28, 2024Updated last year
- An advanced cross-platform serial port utility☆27Dec 28, 2025Updated 2 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 6 months ago
- A simple gitlab/github web hooks daemon☆16Feb 6, 2026Updated 3 weeks ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- THU compiler principle course homework, written in rust. (this is not the pa framework)☆13Dec 24, 2018Updated 7 years ago
- Labs for Network Principle course, Fall 2018, Tsinghua University☆18Jun 6, 2019Updated 6 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- Let's discover a new world. — Edit☆10Jan 6, 2017Updated 9 years ago
- Meta-theory and normalization for Fitch-style modal lambda calculi☆19May 27, 2024Updated last year
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Subscribe to updates from people you follow, from any platform to any platform☆14Updated this week
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- A Collection of Papers & Notes in Programming Language & Formal Verification☆17May 10, 2022Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆46Feb 13, 2026Updated 2 weeks ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Convert regex(es) to dfa.☆14Apr 30, 2021Updated 4 years ago
- antifunext☆38Jun 27, 2024Updated last year