Alternatives and similar repositories for finlog

Users that are interested in finlog are comparing it to the libraries listed below

• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• trackoor / AwesomePL
  A Collection of Papers & Notes in Programming Language & Formal Verification
  ☆17Updated 3 years ago
• CircuitCoder / MeowThink
  A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat
  ☆17Updated 3 years ago
• MarisaKirisame / MemoryBalancer
  ☆23Updated 2 years ago
• imkiva / valheim
  Just for fun riscv64 emulator, which boots the Linux.
  ☆41Updated 2 years ago
• Lancern / soda
  Convert shared libraries into relocatable objects
  ☆10Updated last year
• Fugoes / yaay-rs
  Yet Another AsYnc runtime for RuSt.
  ☆33Updated 5 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 6 months ago
• yukiiiteru / DailySchedule_2020
  OS Tutorial Summer of Code 2020
  ☆19Updated 3 years ago
• z4yx / vivado-docker
  Dockerfile with Vivado for CI
  ☆27Updated 5 years ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆15Updated 5 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆19Updated 6 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆12Updated 2 years ago
• AD1024 / veripy
  Python3 auto-active verification library (migrated to an Intel project)
  ☆25Updated 3 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆16Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆43Updated 3 weeks ago
• memoryleak47 / slotted-egraphs
  ☆31Updated 3 weeks ago
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆14Updated 5 years ago
• niltok / itp-ard
  🚧施工中🚧 用 Arend 写证明的交互式教程
  ☆14Updated 3 years ago
• trackoor / RayTracer.ml
  🌈 Path tracer implemented in OCaml based on "Ray Tracing in One Weekend"
  ☆19Updated 3 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• trackoor / Chi
  🍀 Chi is a subset of Common Lisp, implemented in Python3. Yet another mal.
  ☆16Updated 5 years ago