Alternatives and similar repositories for MeowRust:

Users that are interested in MeowRust are comparing it to the libraries listed below

• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• CircuitCoder / MeowThink
  A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat
  ☆17Updated 3 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆15Updated 4 years ago
• TrivialCompiler / Talk
  Tex source for talk slide.
  ☆10Updated 4 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 2 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• wangrunji0408 / WanZheBiDong
  An educational game about Wanli Period of the Ming Dynasty
  ☆8Updated 4 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 3 years ago
• MashPlant / re2dfa
  Convert regex(es) to dfa.
  ☆14Updated 3 years ago
• Inokinoki / softfpu-rs
  A WIP Float32 soft FPU implementation
  ☆22Updated 3 years ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated last month
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• moesoha / jie.ac.cn
  jie.ac.cn 中国杰学院
  ☆11Updated last year
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated 2 years ago
• Konano / THUCTF2019-Writeups
  THUCTF2019 Writeups
  ☆11Updated 5 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆20Updated this week
• lynzrand / chigusa
  A C0 compiler for homework | C0 编译器 | 北航软院编译原理大作业
  ☆30Updated 4 years ago
• ZenithalHourlyRate / naming
  ☆11Updated 10 months ago