jiegec / naiverouter
A router IP written in Verilog.
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for naiverouter
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated last year
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Lower chisel memories to SRAM macros☆10Updated 7 months ago
- Backend & Frontend for JieLabs☆22Updated last year
- Implements kernels with RISC-V Vector☆21Updated last year
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- A summarize of my projects.☆46Updated 5 months ago
- Microarchitecture diagrams of several CPUs☆17Updated this week
- Tex source for talk slide.☆10Updated 3 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 4 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 2 years ago
- Project template for Artix-7 based Thinpad board☆45Updated last year
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆19Updated 4 years ago
- A GPU FP32 computation method with Tensor Cores.☆18Updated 2 years ago
- RV32I by cats☆17Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Tsinghua Advanced Networking Labs on FPGA☆37Updated 3 weeks ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆22Updated 2 months ago
- OS Tutorial Summer of Code 2020☆19Updated 2 years ago
- Warning: 🕳 ahead!☆16Updated 4 years ago
- 网络学堂 PC 端 App☆21Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆55Updated 2 years ago
- My DAC '21 work open-sourced.☆14Updated 3 years ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago