thu-cs-lab / tanlabsView external linksLinks
Tsinghua Advanced Networking Labs on FPGA
☆39Oct 24, 2024Updated last year
Alternatives and similar repositories for tanlabs
Users that are interested in tanlabs are comparing it to the libraries listed below
Sorting:
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 4 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 3 years ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆22Jan 12, 2020Updated 6 years ago
- What if everything is a io_uring?☆16Nov 10, 2022Updated 3 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- LaTeX template for homework☆13May 19, 2020Updated 5 years ago
- Codes for MO's Trading☆15Mar 20, 2022Updated 3 years ago
- CIDR union / subtraction☆14Feb 6, 2026Updated last week
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 4 months ago
- OS Tutorial Summer of Code 2020☆19Jun 7, 2022Updated 3 years ago
- Great homework for Fundamentals of Programming course.☆13Jan 21, 2016Updated 10 years ago
- The Operating System for JudgeDuck -- Stable and Accurate Judge System☆205Dec 2, 2024Updated last year
- 网络学堂 PC 端 App☆21Feb 4, 2023Updated 3 years ago
- ☆23Mar 4, 2025Updated 11 months ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- ☆26May 22, 2022Updated 3 years ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 2 months ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Rcore Virtual Machine☆115Mar 6, 2024Updated last year
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Aug 2, 2023Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- ☆11Apr 29, 2024Updated last year
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- [WIP] Tutorial for zCore kernel.☆59Aug 28, 2021Updated 4 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated 11 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆17May 9, 2022Updated 3 years ago