Flip flop setup, hold & metastability explorer tool
☆52Jul 12, 2026Updated 3 months ago
Alternatives and similar repositories for flipflop_demo
Users that are interested in flipflop_demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- SRAM build space for SKY130 provided by SkyWater.☆26Oct 20, 2021Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated this week
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Oct 11, 2026Updated 3 weeks ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆26Jan 20, 2021Updated 5 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- ☆102Jul 22, 2026Updated 3 months ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- ☆22Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 4 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated 2 years ago
- TinyWhisper: An Open-Source Fully-Integrated Multi-Mode Short-Wave Transmitter for Amateur Radio Applications in 130-nm CMOS☆27Updated this week
- ☆37Sep 19, 2024Updated 2 years ago
- ☆30Aug 27, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Exploring gate level simulation☆60Oct 24, 2026Updated 2 weeks ago
- ☆10May 30, 2021Updated 5 years ago
- Compiler for ManiT, a systems language whose native number system is balanced ternary (−1, 0, +1). Two backends: LLVM for native executio…☆22Sep 15, 2026Updated last month
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated last month
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Space CACD☆11Oct 16, 2019Updated 7 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated 2 months ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆31Apr 18, 2026Updated 6 months ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago