mattvenn / flipflop_demoLinks
Flip flop setup, hold & metastability explorer tool
☆36Updated 2 years ago
Alternatives and similar repositories for flipflop_demo
Users that are interested in flipflop_demo are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL design☆42Updated 2 years ago
- Virtual Development Board☆60Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆34Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Drawio => VHDL and Verilog☆57Updated last year
- ☆79Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 6 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆38Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- ☆33Updated 2 years ago