mattvenn / flipflop_demoLinks
Flip flop setup, hold & metastability explorer tool
☆51Updated 2 years ago
Alternatives and similar repositories for flipflop_demo
Users that are interested in flipflop_demo are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- ☆85Updated last week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- Drawio => VHDL and Verilog☆60Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- ☆34Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆137Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last month
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated 3 months ago
- ☆26Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- SpinalHDL Hardware Math Library☆93Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week