TinyTapeout / tt09-verilog-templateLinks
Submission template for Tiny Tapeout 9 - Verilog HDL Projects
☆14Updated 11 months ago
Alternatives and similar repositories for tt09-verilog-template
Users that are interested in tt09-verilog-template are comparing it to the libraries listed below
Sorting:
- ☆108Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 3 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 months ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated this week
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆33Updated 6 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆70Updated 3 months ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆34Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆153Updated 4 years ago
- ☆57Updated 3 months ago
- A simple implementation of a UART modem in Verilog.☆163Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆63Updated 2 months ago
- ☆83Updated 9 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Custom IC Creator Simulation tools☆20Updated 2 weeks ago
- ASIC implementation flow infrastructure☆148Updated last week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 2 months ago
- ☆84Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆155Updated this week
- Learning to do things with the Skywater 130nm process☆86Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆75Updated last week
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- Verilog digital signal processing components☆158Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆46Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆70Updated 3 years ago