TinyTapeout / tt09-verilog-templateLinks
Submission template for Tiny Tapeout 9 - Verilog HDL Projects
☆14Updated last year
Alternatives and similar repositories for tt09-verilog-template
Users that are interested in tt09-verilog-template are comparing it to the libraries listed below
Sorting:
- Design of LDO using open source SKY130PDK☆13Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated last week
- ☆117Updated 2 years ago
- ☆59Updated 6 months ago
- Raptor end-to-end FPGA Compiler and GUI☆94Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Custom IC Creator Simulation tools☆20Updated last month
- Verilog digital signal processing components☆169Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆200Updated last week
- Skywaters 130nm Klayout PDK☆33Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆59Updated last month
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- ☆85Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆79Updated last week
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 8 months ago
- A Python package to use FPGA development tools programmatically.☆143Updated 10 months ago
- A simple implementation of a UART modem in Verilog.☆171Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆114Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- FPGA examples on Google Colab☆27Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago