JC-S / Karatsuba_multiplier_HDLView external linksLinks
This is a SystemVerilog HDL implementation of Karatsuba multiplier.
☆10Jul 8, 2020Updated 5 years ago
Alternatives and similar repositories for Karatsuba_multiplier_HDL
Users that are interested in Karatsuba_multiplier_HDL are comparing it to the libraries listed below
Sorting:
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- Flux pattern implementation used in Kuasr☆12May 24, 2024Updated last year
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆25Mar 11, 2022Updated 3 years ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆27Dec 17, 2021Updated 4 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- A Voxel Editor in C++☆10Oct 27, 2020Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 3 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- An ERC6551 account controlled by the wearer(s) of a hat☆10Jun 20, 2024Updated last year
- A portable list of mutuals for the decentralized web☆11Jul 8, 2021Updated 4 years ago
- Twitter thread explorer made in C++/Wasm/WebGL☆10May 16, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- Embed your NFT art anywhere, generate preview for oldschool platforms☆14Jan 24, 2026Updated 3 weeks ago
- Fully on-chain, procedurally generated, animated solar systems.☆13Mar 24, 2024Updated last year
- Dev-focused Ethereum wallet as a Raycast extension☆16Feb 23, 2025Updated 11 months ago
- ☆11Sep 22, 2022Updated 3 years ago
- CPU Software Rasterizer project made with SDL☆11Apr 26, 2024Updated last year
- Merkle distributor☆11Nov 19, 2021Updated 4 years ago
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Disputify - Visualisation for fault dispute games.☆12Jul 22, 2023Updated 2 years ago
- PYNQ-Z1 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx☆12Jun 16, 2021Updated 4 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- This project uses YOLOv2 for human detection and stereo cameras for distance measurement. It runs on a PYNQ-Z2 board with a neural networ…☆13Nov 15, 2020Updated 5 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- Karatsuba multiplication for big integers☆12May 30, 2017Updated 8 years ago
- GECCO is a lightweight image classifier based on single MLP and graph convolutional layers. We find that our model can achieve up to 16x …☆11Jul 1, 2024Updated last year
- 一个CIFAR100数据集的强基线结果☆19Nov 23, 2025Updated 2 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 5 months ago
- ☆11Mar 29, 2024Updated last year
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Aug 13, 2024Updated last year
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- APIs for Farcaster data fast locally☆13May 10, 2024Updated last year
- [TMLR 2024] Revisiting Random Weight Perturbation for Efficiently Improving Generalization☆12Oct 18, 2024Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year