Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip
☆17Jul 16, 2023Updated 2 years ago
Alternatives and similar repositories for software_edge_learning_memristor_chip
Users that are interested in software_edge_learning_memristor_chip are comparing it to the libraries listed below
Sorting:
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆31Aug 9, 2023Updated 2 years ago
- ☆18May 1, 2024Updated last year
- ☆45Jul 5, 2022Updated 3 years ago
- A comprehensive content-addressable accelerator simulation framework.☆20Nov 15, 2024Updated last year
- PyTorch Implementation of Online Training of Spiking Recurrent Neural Networks with Phase-Change Memory Synapses☆21Sep 25, 2021Updated 4 years ago
- Scalable HW-Aware Training for Analog In-Memory Computing☆41Feb 20, 2026Updated last week
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆29Dec 17, 2020Updated 5 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆33Feb 6, 2023Updated 3 years ago
- Modeling of memristors in LTSpise environment☆39Dec 9, 2025Updated 2 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 4 years ago
- ☆40Jun 3, 2023Updated 2 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆197Mar 26, 2025Updated 11 months ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 5 years ago
- ☆12Apr 15, 2025Updated 10 months ago
- IEEE Access: Low-Power and High-Speed Deep FPGA Inference Engines for Weed Classification at the Edge☆11Apr 17, 2019Updated 6 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆180May 13, 2024Updated last year
- ☆12Mar 1, 2024Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- The code to simulate spiking neural networks as used in the paper "Spiking Time-Dependent Plasticity Leads to Efficient Coding of Predict…☆10Nov 24, 2019Updated 6 years ago
- Codes for Spiking Neural Networks with Improved Inherent Recurrence Dynamics for Sequential Learning☆11May 5, 2022Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- An implementation of a quantum neural network built using pyquil.☆11Jun 7, 2019Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- ☆14May 12, 2022Updated 3 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- ☆11Jan 14, 2025Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- Code for the model presented in the paper "LISNN: Improving Spiking Neural Networks with Lateral Interactions for Robust Object Recogniti…☆12Nov 20, 2020Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 5 months ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- ☆14Oct 11, 2024Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago