Alternatives and similar repositories for Ship-Detection-based-on-YOLOv3-and-KV260:

Users that are interested in Ship-Detection-based-on-YOLOv3-and-KV260 are comparing it to the libraries listed below

• AILearnerLi / DAC-SDC-2020-SEUer
  ☆26Updated 2 years ago
• qixingzhang / SummerSchool2022-Vitis-AI
  Vitis AI Lab: MNIST classifier
  ☆17Updated 2 years ago
• xbdxwyh / yolov3_fpga_project
  ☆50Updated last year
• LukiBa / zybo_yolo
  YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
  ☆18Updated 3 years ago
• chumingqian / Deploy_Yolov4_On_Ultra96_v2
  Model deployment, Yolov4, xilinx, Ultra96_v2.
  ☆15Updated 3 years ago
• gkrislara / Image-super-resolution-FPGA
  Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
  ☆15Updated 4 years ago
• vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
  ☆26Updated 3 years ago
• xilinxfairchild / FPGABasedHighPerformanceTargetChecking
  it is a set for all the respository of the project.
  ☆95Updated 5 years ago
• Xilinx / Vitis-AI-Copyleft-Model-Zoo
  ☆12Updated 6 months ago
• xyzxinyizhang / 2019-DAC-System-Design-Contest
  ☆35Updated 5 years ago
• jgoeders / dac_sdc_2021_designs
  ☆19Updated 2 years ago
• ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
  2020 xilinx summer school
  ☆17Updated 4 years ago
• matsuda-slab / YOLO_ZYNQ_MASTER
  Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA
  ☆27Updated 2 years ago
• Memory-bread / SSD_IN_PYNQ
  a project build the SSD net in pynq-z2
  ☆15Updated 4 years ago
• heheda365 / ultra_net
  FPGA-based neural network inference project for 2020 DAC System Design Contest
  ☆111Updated 3 years ago
• yss9701 / Ultra96-Yolov4-tiny-and-Yolo-Fastest
  Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.
  ☆31Updated 3 years ago
• GeneralZDS / FPGA-DCNN-Accelerator
  基于HLS的高效深度卷积神经网络FPGA实现方法
  ☆69Updated 5 years ago
• Jiawei888 / FPGA-CNN-Accelerator
  The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…
  ☆9Updated 4 years ago
• xiying-boy / yolov3-AX7350
  HLS_YOLOV3
  ☆22Updated last year
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 2 years ago
• AiArtisan / dac_sdc_2022_champion
  ☆21Updated 2 years ago
• papcjy / mnist_fpga
  using xilinx xc6slx45 to implement mnist net
  ☆82Updated 6 years ago
• jgoeders / dac_sdc_2022_designs
  ☆17Updated 2 years ago
• ignperez-udec / MobileNet-V2-inference-HLS
  Codes to implement MobileNet V2 in a FPGA
  ☆24Updated 4 years ago
• sefaburakokcu / quantized-yolov5
  Low Precision(quantized) Yolov5
  ☆33Updated 11 months ago
• markcxli / FPGA_DPU
  This project is to implement YOLO v3 on Xilinx FPGA with DPU
  ☆45Updated 5 years ago
• sazczmh / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆37Updated 5 years ago
• hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
  My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …
  ☆41Updated last year
• sefaburakokcu / finn-quantized-yolo
  Low-Precision YOLO on PYNQ with FINN
  ☆30Updated last year
• buxiangqimingle233 / pynq_based_cnn_accelerator
  cnn accelerator in vivado HLS
  ☆9Updated 3 years ago