xlsjdjdk / Ship-Detection-based-on-YOLOv3-and-KV260Links
This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sensing images, and deploys DPU on the KV260 platform to achieve hardware acceleration.
☆17Updated 3 years ago
Alternatives and similar repositories for Ship-Detection-based-on-YOLOv3-and-KV260
Users that are interested in Ship-Detection-based-on-YOLOv3-and-KV260 are comparing it to the libraries listed below
Sorting:
- ☆17Updated 3 years ago
- ☆33Updated 4 years ago
- ☆26Updated 3 years ago
- ☆56Updated 2 years ago
- ☆21Updated 3 years ago
- ☆19Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆22Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆31Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆50Updated 2 weeks ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 6 years ago
- ☆35Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- 2020 xilinx summer school☆19Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆18Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆98Updated 10 months ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- HLS_YOLOV3☆25Updated 2 years ago
- ☆16Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- it is a set for all the respository of the project.☆100Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- Low Precision(quantized) Yolov5☆46Updated 10 months ago
- The second place winner for DAC-SDC 2020☆99Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago