xlsjdjdk / Ship-Detection-based-on-YOLOv3-and-KV260Links
This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sensing images, and deploys DPU on the KV260 platform to achieve hardware acceleration.
☆17Updated 3 years ago
Alternatives and similar repositories for Ship-Detection-based-on-YOLOv3-and-KV260
Users that are interested in Ship-Detection-based-on-YOLOv3-and-KV260 are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 years ago
- ☆20Updated 3 years ago
- ☆26Updated 2 years ago
- ☆32Updated 4 years ago
- ☆21Updated 3 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆16Updated 5 years ago
- ☆55Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- ☆35Updated 6 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- ☆23Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆31Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 3 years ago
- Kria Vitis platforms and overlays☆107Updated 5 months ago
- ☆16Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago