a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier
☆28Mar 11, 2022Updated 4 years ago
Alternatives and similar repositories for Modexpowering3
Users that are interested in Modexpowering3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- ☆13Apr 24, 2015Updated 10 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆27Dec 17, 2021Updated 4 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆16Jun 23, 2020Updated 5 years ago
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- An optimized C implementation of the RSA public key encryption using the Montgomery Multiplication algorithm☆18Jan 16, 2020Updated 6 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- ☆48May 11, 2022Updated 3 years ago
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆23Apr 15, 2016Updated 9 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆16Oct 25, 2017Updated 8 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 4 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Repository to store all design and testbench files for Senior Design☆21Apr 16, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 7 months ago
- ☆16Aug 6, 2022Updated 3 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- A simple implementation of the Fast Fourier Transform and Number Theoretic Transform using Python.☆19Sep 3, 2019Updated 6 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆19Nov 12, 2025Updated 5 months ago
- Package for dynamic programming☆13Jun 23, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆140Nov 5, 2022Updated 3 years ago
- APB Logic☆24Feb 24, 2026Updated last month
- GECCO is a lightweight image classifier based on single MLP and graph convolutional layers. We find that our model can achieve up to 16x …☆11Jul 1, 2024Updated last year
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Oct 31, 2017Updated 8 years ago
- ☆16Feb 28, 2022Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year