Xilinx / Vitis-AI-Copyleft-Model-Zoo
☆12Updated 6 months ago
Alternatives and similar repositories for Vitis-AI-Copyleft-Model-Zoo:
Users that are interested in Vitis-AI-Copyleft-Model-Zoo are comparing it to the libraries listed below
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆15Updated 2 years ago
- Kria Vitis platforms and overlays☆91Updated last month
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆18Updated 3 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆15Updated 4 years ago
- Low Precision(quantized) Yolov5☆33Updated 11 months ago
- Vitis Video Analytics SDK☆39Updated 8 months ago
- ☆26Updated 2 years ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆31Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆45Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- ☆19Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆38Updated 2 months ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆66Updated last year
- ☆17Updated 2 years ago
- NEural Minimizer for pytOrch☆41Updated 5 months ago
- Start an exciting tour of building your autonomous car with Xilinx Pynq-Z2 and DPU.☆14Updated 3 months ago
- Board files to build Ultra 96 PYNQ image☆153Updated last month
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆17Updated 5 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- ☆21Updated 2 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Model deployment, Yolov4, xilinx, Ultra96_v2.☆15Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆38Updated last year
- ☆35Updated 5 years ago
- ☆50Updated last year