Xilinx / Vitis-AI-Copyleft-Model-ZooLinks
☆15Updated last year
Alternatives and similar repositories for Vitis-AI-Copyleft-Model-Zoo
Users that are interested in Vitis-AI-Copyleft-Model-Zoo are comparing it to the libraries listed below
Sorting:
- Kria Vitis platforms and overlays☆107Updated 5 months ago
- NEural Minimizer for pytOrch☆46Updated last year
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆16Updated 5 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆17Updated 3 years ago
- Low Precision(quantized) Yolov5☆44Updated 7 months ago
- Vitis Video Analytics SDK☆42Updated last year
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆88Updated 2 months ago
- ☆17Updated 2 years ago
- ☆20Updated 3 years ago
- Collection of software that implements Neural Networks on Greenwaves Application Processors (GAP).☆14Updated 3 years ago
- ☆32Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- ☆26Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆117Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- ☆10Updated 2 years ago
- ☆21Updated 3 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Updated 5 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Updated 3 years ago
- DPU on PYNQ☆228Updated 2 months ago
- ☆243Updated 3 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆81Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- 可运行☆37Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- ☆471Updated last week
- ☆76Updated 3 years ago