Xilinx / Vitis-AI-Copyleft-Model-ZooLinks
☆15Updated last year
Alternatives and similar repositories for Vitis-AI-Copyleft-Model-Zoo
Users that are interested in Vitis-AI-Copyleft-Model-Zoo are comparing it to the libraries listed below
Sorting:
- Kria Vitis platforms and overlays☆107Updated 6 months ago
- NEural Minimizer for pytOrch☆47Updated last year
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆17Updated 5 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆17Updated 3 years ago
- Low Precision(quantized) Yolov5☆45Updated 8 months ago
- ☆17Updated 3 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- ☆483Updated last month
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- ☆10Updated 2 years ago
- ☆33Updated 4 years ago
- ☆244Updated 3 years ago
- ☆20Updated 3 years ago
- Vitis Video Analytics SDK☆43Updated last year
- DPU on PYNQ☆234Updated 4 months ago
- ☆26Updated 3 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Updated 3 years ago
- PYNQ support and examples for Kria SOMs☆117Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆156Updated 3 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- ☆21Updated 3 years ago
- ☆35Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Updated 4 years ago
- ☆23Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- 可运行☆39Updated 3 years ago