Alternatives and similar repositories for rv32-sail

Users that are interested in rv32-sail are comparing it to the libraries listed below

• blarney-lang / blarney
  Haskell library for hardware description
  ☆103Updated 6 months ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆47Updated 5 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• benpye / nix-fpga-tools
  ☆23Updated 3 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 5 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆35Updated 6 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated last month
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• expipiplus1 / clash-wavedrom
  ☆17Updated last year
• standardsemiconductor / VELDT-getting-started
  Where Lions Roam: Haskell & Hardware on VELDT
  ☆22Updated last year
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆154Updated 8 months ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆27Updated 2 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆165Updated last year
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆44Updated 5 months ago
• bittide / bittide-hardware
  ☆19Updated this week
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 4 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• ssm-lang / sslang
  A language built atop the Sparse Synchronous Model
  ☆18Updated last year
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago