Alternatives and similar repositories for rv32-sail

Users that are interested in rv32-sail are comparing it to the libraries listed below

• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 2 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆60Updated 4 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 5 years ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆48Updated 5 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆168Updated last year
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆157Updated 3 weeks ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆35Updated 4 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• benpye / nix-fpga-tools
  ☆24Updated 3 years ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 4 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last year
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆57Updated 3 years ago
• braibant / Synthesis
  ☆21Updated 10 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• expipiplus1 / clash-wavedrom
  ☆17Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆159Updated 2 months ago
• cubicle-model-checker / cubicle
  The Cubicle model checker
  ☆14Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated this week
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 3 years ago
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆30Updated 7 months ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated 3 weeks ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 3 months ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year