Alternatives and similar repositories for rv32-sail:

Users that are interested in rv32-sail are comparing it to the libraries listed below

• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated this week
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 4 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆46Updated 5 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆35Updated 6 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 6 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• benpye / nix-fpga-tools
  ☆23Updated 3 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 11 months ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 2 months ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆36Updated 2 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 3 weeks ago
• cubicle-model-checker / cubicle
  The Cubicle model checker
  ☆13Updated last year
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 3 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 3 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆43Updated 3 months ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆56Updated 3 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 8 years ago
• zv / z3-mode
  An interactive development environment for SMT-LIB files and Z3
  ☆24Updated 2 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆29Updated this week
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• allvm / allvm-tools
  ALLVM Tools
  ☆56Updated 3 years ago
• expipiplus1 / clash-wavedrom
  ☆16Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year