thoughtpolice / rv32-sail
32-bit RISC-V Emulator
☆23Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for rv32-sail
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- A special-purpose processor for pure, non-strict functional languages☆21Updated 3 months ago
- Kami based processor implementations and specifications☆22Updated 4 years ago
- Haskell library for hardware description☆98Updated last month
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆24Updated 9 months ago
- Generate interface between Clash and Verilator☆22Updated 7 months ago
- Kansas Lava☆47Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- ☆27Updated 3 years ago
- ☆14Updated 10 months ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- A Clash playground/starter kit, using Nix☆35Updated 5 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- ☆21Updated 9 years ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- ☆17Updated this week
- ☆22Updated 2 years ago
- A language-generic implementation of equality saturation in Haskell☆21Updated 5 years ago
- The Cubicle model checker☆13Updated 8 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- A language built atop the Sparse Synchronous Model☆18Updated 11 months ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 3 years ago