Alternatives and similar repositories for rv32-sail

Users that are interested in rv32-sail are comparing it to the libraries listed below

• blarney-lang / blarney
  Haskell library for hardware description
  ☆103Updated 5 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated last month
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• benpye / nix-fpga-tools
  ☆23Updated 3 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆47Updated 5 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• cubicle-model-checker / cubicle
  The Cubicle model checker
  ☆13Updated last year
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆55Updated 3 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆164Updated last year
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 4 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated 2 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆44Updated 5 months ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 3 years ago
• mit-plv / rupicola
  Gallina to Bedrock2 compilation toolkit
  ☆54Updated this week
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 3 weeks ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 3 weeks ago
• jserot / caph
  A language and toolset for implementing dataflow applications on FPGAs
  ☆27Updated 6 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆27Updated 2 years ago
• askvortsov1 / hardcaml-mips
  ☆36Updated 2 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆30Updated this week
• ujamjar / hardcaml-llvmsim
  LLVM JIT Cycle Accurate Simulator for HardCaml
  ☆13Updated 7 years ago