Alternatives and similar repositories for rv32-sail:

Users that are interested in rv32-sail are comparing it to the libraries listed below

• sifive / ProcKami
  Kami based processor implementations and specifications
  ☆22Updated 4 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated last year
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 3 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 6 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆18Updated 5 years ago
• christiaanb / contranomy
  ☆28Updated 4 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆35Updated 6 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆46Updated 5 years ago
• benpye / nix-fpga-tools
  ☆23Updated 3 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 10 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆99Updated 4 years ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 3 years ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆27Updated last month
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆54Updated 3 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆161Updated last year
• expipiplus1 / clash-wavedrom
  ☆15Updated last year
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆25Updated 2 years ago
• mit-plv / rupicola
  Gallina to Bedrock2 compilation toolkit
  ☆53Updated 2 weeks ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• bittide / bittide-hardware
  ☆19Updated this week
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• taktoa / eqsat
  A language-generic implementation of equality saturation in Haskell
  ☆21Updated 6 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• TOTBWF / agda-tic-tac-toe
  Tic Tac Toe, formalized in Agda
  ☆23Updated 3 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• Feldspar / feldspar-language
  The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…
  ☆45Updated 3 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago