anishathalye / knoxLinks
A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
☆40Updated 3 weeks ago
Alternatives and similar repositories for knox
Users that are interested in knox are comparing it to the libraries listed below
Sorting:
- A tool for formally verifying constant-time software against hardware 🕰️☆13Updated 10 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- work in progress, playing around with btor2 in rust☆12Updated 3 weeks ago
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated 3 weeks ago
- Verifying OpenTitan☆27Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 10 months ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 8 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated 2 weeks ago
- ☆19Updated this week
- Code repository for Coppelia tool☆23Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆98Updated last week
- ☆19Updated 10 years ago
- Verilog development and verification project for HOL4☆27Updated 7 months ago
- ☆19Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 3 months ago
- Testing processors with Random Instruction Generation☆50Updated 3 weeks ago
- Symbolic execution tool for Sail ISA specifications☆79Updated 3 months ago
- ☆43Updated 5 months ago
- PipeProof☆11Updated 6 years ago