anishathalye / knox
A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
☆33Updated 3 months ago
Alternatives and similar repositories for knox
Users that are interested in knox are comparing it to the libraries listed below
Sorting:
- A tool for formally verifying constant-time software against hardware 🕰️☆10Updated 3 months ago
- CHERI-RISC-V model written in Sail☆59Updated last month
- Circuits and hardware security modules formally verified with Knox 🔐☆23Updated 3 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- BTOR2 MLIR project☆25Updated last year
- work in progress, playing around with btor2 in rust☆11Updated 3 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated last month
- Verifying OpenTitan☆26Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 2 years ago
- Notary: A Device for Secure Transaction Approval 📟☆28Updated 3 months ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- FPGA synthesis tool powered by program synthesis☆46Updated last week
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- A Tool for the Static Analysis of Cache Side Channels☆40Updated 8 years ago
- Symbolic execution tool for Sail ISA specifications☆66Updated last month
- A repository of tools for verifying constant-timeness☆18Updated 3 months ago
- Testing processors with Random Instruction Generation☆37Updated last month
- PipeProof☆11Updated 5 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆39Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆30Updated this week
- Automatic detection of speculative information flows☆68Updated 3 years ago
- A core language for rule-based hardware design 🦑☆153Updated 7 months ago
- Automatically generate a compiler using equality saturation☆29Updated last year
- ☆19Updated 10 years ago
- Verilog development and verification project for HOL4☆26Updated 3 weeks ago
- Pono: A flexible and extensible SMT-based model checker☆101Updated this week
- A tool for checking the contract satisfaction for hardware designs☆10Updated 5 months ago