anishathalye / knoxLinks
A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
☆35Updated 8 months ago
Alternatives and similar repositories for knox
Users that are interested in knox are comparing it to the libraries listed below
Sorting:
- A tool for formally verifying constant-time software against hardware 🕰️☆12Updated 8 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆14Updated 4 years ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆88Updated 3 months ago
- Verifying OpenTitan☆27Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives☆61Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆19Updated 10 years ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆88Updated this week
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- Testing processors with Random Instruction Generation☆47Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated this week
- A Tool for the Static Analysis of Cache Side Channels☆41Updated 8 years ago
- A repository of tools for verifying constant-timeness☆18Updated 8 months ago
- RTLCheck☆22Updated 7 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆21Updated 3 months ago
- Circuits and hardware security modules formally verified with Knox 🔐☆25Updated 8 months ago
- Automatically generate a compiler using equality saturation☆31Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Updated 10 months ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago