anishathalye / knox
A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
☆33Updated 2 months ago
Alternatives and similar repositories for knox:
Users that are interested in knox are comparing it to the libraries listed below
- A tool for formally verifying constant-time software against hardware 🕰️☆10Updated 2 months ago
- Verifying OpenTitan☆25Updated last year
- Circuits and hardware security modules formally verified with Knox 🔐☆23Updated 2 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- A repository of tools for verifying constant-timeness☆18Updated 2 months ago
- A Tool for the Static Analysis of Cache Side Channels☆40Updated 8 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆79Updated 3 weeks ago
- CHERI-RISC-V model written in Sail☆58Updated 2 weeks ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 2 years ago
- Symbolic execution tool for Sail ISA specifications☆66Updated last month
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 2 months ago
- Notary: A Device for Secure Transaction Approval 📟☆28Updated 2 months ago
- Automatic detection of speculative information flows☆67Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- Pono: A flexible and extensible SMT-based model checker☆99Updated this week
- BTOR2 MLIR project☆25Updated last year
- CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives☆60Updated 10 months ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Updated 3 years ago
- Integer Multiplier Generator for Verilog☆22Updated last year
- CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems.☆18Updated 3 years ago
- Testing processors with Random Instruction Generation☆37Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆71Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- FPGA synthesis tool powered by program synthesis☆41Updated last week
- A tool for checking the contract satisfaction for hardware designs☆10Updated 4 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆38Updated 8 months ago