anishathalye / knoxLinks
A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
☆36Updated 9 months ago
Alternatives and similar repositories for knox
Users that are interested in knox are comparing it to the libraries listed below
Sorting:
- A tool for formally verifying constant-time software against hardware 🕰️☆12Updated 9 months ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆89Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆14Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- A repository of tools for verifying constant-timeness☆18Updated 8 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- work in progress, playing around with btor2 in rust☆12Updated last week
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- Verifying OpenTitan☆27Updated 2 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆112Updated 2 weeks ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Circuits and hardware security modules formally verified with Knox 🔐☆25Updated 9 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated last month
- A Tool for the Static Analysis of Cache Side Channels☆41Updated 8 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 4 months ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 9 months ago
- Testing processors with Random Instruction Generation☆48Updated 3 weeks ago
- rmem public repo☆48Updated 5 months ago
- ☆19Updated 10 years ago
- Assembly super-optimization via constraint solving☆223Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Updated this week
- A core language for rule-based hardware design 🦑☆163Updated 3 weeks ago
- CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems.☆20Updated 4 years ago
- CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives☆62Updated last year