anishathalye / knoxView external linksLinks
A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
☆40Nov 29, 2025Updated 2 months ago
Alternatives and similar repositories for knox
Users that are interested in knox are comparing it to the libraries listed below
Sorting:
- A tool for formally verifying constant-time software against hardware 🕰️☆13Feb 1, 2025Updated last year
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- Circuits and hardware security modules formally verified with Knox 🔐☆27Feb 1, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Notary: A Device for Secure Transaction Approval 📟☆28Feb 1, 2025Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Feb 1, 2025Updated last year
- ☆20Jun 12, 2024Updated last year
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- ☆25Nov 2, 2025Updated 3 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- ☆22Feb 8, 2026Updated last week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- ☆11Jul 1, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- The probSAT SAT Solver☆26Oct 21, 2022Updated 3 years ago
- Symbolic execution tool for Sail ISA specifications☆87Jan 26, 2026Updated 2 weeks ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Unified Maude model-checking tool☆13Feb 4, 2026Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- experiments in building tiny tracing JITs in various languages (Prolog to start)☆11Dec 11, 2025Updated 2 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- A core language for rule-based hardware design 🦑☆171Dec 10, 2025Updated 2 months ago