Alternatives and similar repositories for HB--tree-based-SA-scheme-for-analog-floorplan-design

Users that are interested in HB--tree-based-SA-scheme-for-analog-floorplan-design are comparing it to the libraries listed below

• mirkat1206 / Sequence-Pair-Floorplanner
  C++ implementation for Sequence Pair fixed-outline chip floorplanner
  ☆11Updated 2 years ago
• bu-icsg / TAP-2.5D
  ☆34Updated 4 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆39Updated last month
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆132Updated last month
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆22Updated 10 months ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆21Updated 2 years ago
• cuhk-eda / cu-gr-2
  ☆44Updated last year
• ABKGroup / PlacementEssentialReadings
  ☆57Updated 4 years ago
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆164Updated last month
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆137Updated 2 years ago
• liangrj2014 / ISPD24_contest
  ☆20Updated 6 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆151Updated 2 months ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆16Updated 3 years ago
• coherent17 / 2022-ICCAD-Problem-B
  Problem B: 3D Placement with D2D Vertical Connections
  ☆9Updated 3 years ago
• circuitnet / CircuitNet
  CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
  ☆387Updated 2 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆45Updated last month
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆33Updated last month
• coherent17 / 2024-ICCAD-Problem-B
  Power and Timing Optimization Using MBFF
  ☆17Updated last month
• thu-nics / awesome_ai4eda
  ☆271Updated 4 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆73Updated 7 years ago
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆272Updated 2 months ago
• uvahotspot / HotSpot
  HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.
  ☆119Updated last year
• pkuzjx / EDA-wiki
  EDA wiki
  ☆129Updated 4 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆27Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆105Updated last year
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆76Updated 10 months ago
• jacky860226 / ICCAD-2021-B
  ICCAD-2021-B
  ☆12Updated 3 years ago
• cuhk-eda / InstantGR
  GPU-Accelerated Global Router
  ☆19Updated 8 months ago
• PKU-IDEA / MacroRank
  Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
  ☆17Updated 2 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆135Updated 2 years ago