Alternatives and similar repositories for HB--tree-based-SA-scheme-for-analog-floorplan-design:

Users that are interested in HB--tree-based-SA-scheme-for-analog-floorplan-design are comparing it to the libraries listed below

• mirkat1206 / Sequence-Pair-Floorplanner
  C++ implementation for Sequence Pair fixed-outline chip floorplanner
  ☆11Updated 2 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆34Updated this week
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆27Updated last year
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆119Updated 3 months ago
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆21Updated 7 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆128Updated 2 years ago
• cuhk-eda / cu-gr-2
  ☆44Updated last year
• liangrj2014 / ISPD24_contest
  ☆20Updated 2 months ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆39Updated 6 years ago
• coherent17 / 2022-ICCAD-Problem-B
  Problem B: 3D Placement with D2D Vertical Connections
  ☆9Updated 2 years ago
• gupta409 / Floorplanner
  Implementation of a Simulated Annealing based Floorplanner Tool for Chip Design Automation
  ☆8Updated 5 years ago
• jkim971201 / SkyPlace
  ☆16Updated 6 months ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆19Updated 2 years ago
• bu-icsg / TAP-2.5D
  ☆27Updated 3 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆138Updated last month
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆142Updated 9 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆101Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆45Updated 6 months ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆41Updated 4 years ago
• jacky860226 / ICCAD-2021-B
  ICCAD-2021-B
  ☆12Updated 3 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆132Updated 2 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆31Updated 4 months ago
• ABKGroup / TritonRoute-WXL
  ☆29Updated 4 years ago
• coherent17 / 2024-ICCAD-Problem-B
  Power and Timing Optimization Using MBFF
  ☆13Updated 3 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆24Updated last year
• ABKGroup / BlobPlacement
  ☆11Updated 9 months ago
• ABKGroup / PlacementEssentialReadings
  ☆53Updated 4 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated 2 months ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆13Updated 3 years ago
• mec-UMN / HISIM
  HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…
  ☆33Updated 2 weeks ago