Koyomi1999 / Chiplet-SILinks
☆11Updated last year
Alternatives and similar repositories for Chiplet-SI
Users that are interested in Chiplet-SI are comparing it to the libraries listed below
Sorting:
- ☆34Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆127Updated last year
- ☆61Updated 3 weeks ago
- ☆17Updated 4 years ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆19Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆31Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- ☆57Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆66Updated 2 months ago
- ☆274Updated 4 years ago
- Artificial Netlist Generator☆43Updated last year
- Analog Placement Quality Prediction☆24Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆284Updated 2 weeks ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- ☆22Updated 11 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- ☆28Updated last year