Stencil with Optimized Dataflow Architecture Compiler
☆17May 4, 2020Updated 5 years ago
Alternatives and similar repositories for soda-compiler
Users that are interested in soda-compiler are comparing it to the libraries listed below
Sorting:
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- ☆13Aug 1, 2024Updated last year
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- mRNA☆26Mar 16, 2021Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- ☆26Jan 13, 2020Updated 6 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆183Aug 16, 2025Updated 6 months ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- A translator from c to MLIR☆33Nov 15, 2021Updated 4 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆182Apr 25, 2022Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- 2016 Example repository for creating website graphs with c3.js from CSV files.☆12Oct 6, 2020Updated 5 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ☆10Mar 8, 2025Updated 11 months ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- ☆36Mar 6, 2019Updated 7 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- OCaml bindings for the Integer Set Library.☆13Jun 12, 2014Updated 11 years ago