UCLA-VAST / soda-compilerLinks
Stencil with Optimized Dataflow Architecture Compiler
☆17Updated 5 years ago
Alternatives and similar repositories for soda-compiler
Users that are interested in soda-compiler are comparing it to the libraries listed below
Sorting:
- ☆29Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆32Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆60Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆60Updated 2 years ago
- ☆25Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆72Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆24Updated 4 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- ☆10Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- ☆42Updated last year
- ☆105Updated last year
- CGRA Compilation Framework☆88Updated 2 years ago