UCLA-VAST / soda-compiler
Stencil with Optimized Dataflow Architecture Compiler
☆16Updated 4 years ago
Alternatives and similar repositories for soda-compiler:
Users that are interested in soda-compiler are comparing it to the libraries listed below
- ☆25Updated 3 years ago
- EQueue Dialect☆39Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆23Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 3 years ago
- ☆31Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- ☆37Updated 6 months ago
- ☆23Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆27Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆41Updated 10 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆18Updated 2 months ago
- ☆25Updated 8 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- ☆71Updated last year
- ☆9Updated last year