UCLA-VAST / soda-compilerLinks
Stencil with Optimized Dataflow Architecture Compiler
☆17Updated 5 years ago
Alternatives and similar repositories for soda-compiler
Users that are interested in soda-compiler are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆29Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆33Updated 4 years ago
- EQueue Dialect☆40Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- ☆24Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ☆72Updated 2 years ago
- ☆57Updated 5 months ago
- ☆30Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆58Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 weeks ago
- ☆10Updated 2 years ago
- ☆28Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year