icebreaker-fpga / icebreaker-litex-examples
Example litex Risc-V SOC and some example code projects in multiple languages.
☆66Updated last year
Related projects ⓘ
Alternatives and complementary repositories for icebreaker-litex-examples
- Low-cost ECP5 FPGA development board☆76Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆83Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆59Updated last year
- PMOD boards for ULX3S☆40Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- ☆43Updated 7 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆63Updated 4 years ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Ultimate ECP5 development board☆102Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- Board and connector definition files for nMigen☆29Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- ice40 USB Analyzer☆57Updated 4 years ago
- ☆40Updated 4 years ago
- List of all links you can try with ULX3S☆93Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- Graded exercises for nMigen (WIP)☆55Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month