Reconfigurable-Computing / Xilinx-FPGA-PCIe-XDMA-TutorialLinks
Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
☆24Updated 2 years ago
Alternatives and similar repositories for Xilinx-FPGA-PCIe-XDMA-Tutorial
Users that are interested in Xilinx-FPGA-PCIe-XDMA-Tutorial are comparing it to the libraries listed below
Sorting:
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 11 months ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆111Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆32Updated 11 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆76Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆61Updated 6 years ago
- 国产VU13P加速卡资料☆76Updated 5 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆29Updated 5 years ago
- ☆64Updated 2 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- ☆31Updated 4 years ago
- ☆36Updated 10 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago