aztc / EtinyNet
☆25Updated 3 years ago
Alternatives and similar repositories for EtinyNet:
Users that are interested in EtinyNet are comparing it to the libraries listed below
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆41Updated 5 years ago
- Low Precision(quantized) Yolov5☆37Updated last month
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆35Updated 5 years ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆31Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆79Updated 4 years ago
- ☆26Updated 2 years ago
- ☆21Updated 2 years ago
- Quantize,Pytorch,Vgg16,MobileNet☆42Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- ☆16Updated 2 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆81Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆70Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- List of papers related to Vision Transformers quantization and hardware acceleration in recent AI conferences and journals.☆85Updated 11 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- ☆26Updated 2 years ago