aztc / EtinyNetLinks
☆26Updated 3 years ago
Alternatives and similar repositories for EtinyNet
Users that are interested in EtinyNet are comparing it to the libraries listed below
Sorting:
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated 2 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆82Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- ☆35Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- Low Precision(quantized) Yolov5☆45Updated 8 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆21Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- ☆26Updated 2 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- Improving Post Training Neural Quantization: Layer-wise Calibration and Integer Programming☆98Updated 4 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- PyTorch implementation for the APoT quantization (ICLR 2020)☆281Updated last year
- DAC System Design Contest 2020☆29Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- The PyTorch implementation of Learned Step size Quantization (LSQ) in ICLR2020 (unofficial)☆139Updated 5 years ago
- ☆243Updated 3 years ago
- Reproducing Quantization paper PACT☆64Updated 3 years ago
- ☆17Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- 2020 xilinx summer school☆19Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- ☆17Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago