aztc / EtinyNet
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for EtinyNet
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated last year
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- ☆35Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- Low Precision(quantized) Yolov5☆31Updated 9 months ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- ☆25Updated last year
- HLS implemented systolic array structure☆40Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆41Updated last year
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- ☆16Updated 2 years ago
- ☆69Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- List of papers related to Vision Transformers quantization and hardware acceleration in recent AI conferences and journals.☆53Updated 5 months ago
- ☆20Updated 2 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆36Updated 3 years ago
- ☆24Updated 7 months ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- ☆26Updated 2 years ago
- ☆31Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- ☆23Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago