aztc / EtinyNetLinks
☆25Updated 3 years ago
Alternatives and similar repositories for EtinyNet
Users that are interested in EtinyNet are comparing it to the libraries listed below
Sorting:
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆44Updated 5 years ago
- Low Precision(quantized) Yolov5☆42Updated 5 months ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- ☆35Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆81Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆241Updated 3 years ago
- ☆26Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆155Updated last month
- ☆21Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆84Updated 3 weeks ago
- ☆44Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- ☆31Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- ☆14Updated 3 years ago
- ☆17Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆124Updated last year
- DAC System Design Contest 2020☆29Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago