liyanqing1987 / lsfMonitor
A toop for LSF data-collection, data-analysis and information display.
☆34Updated last week
Related projects: ⓘ
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆13Updated 3 weeks ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆159Updated 2 weeks ago
- libView is a GUI tool for library file cell information view and comparison.☆21Updated last year
- my cadence/virtuoso/icfb skill functions develloped over the years☆113Updated 3 weeks ago
- Cadence Virtuoso Git Integration written in SKILL++☆146Updated 2 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆74Updated 7 years ago
- A seamless python to Cadence Virtuoso Skill interface☆175Updated 4 months ago
- A collection of license features from a varity of EDA vendors☆45Updated last year
- Cadence Virtuoso Design Management System☆32Updated last year
- A toop for openlava data-collection, data-analysis and information display.☆16Updated 2 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆36Updated 5 months ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆80Updated 5 years ago
- symmetric clock tree synthesis for NTV IC design☆10Updated 2 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆32Updated 6 months ago
- Read Spectre PSF files☆49Updated 5 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆52Updated 4 years ago
- ☆138Updated last year
- Synopsys License patcher☆25Updated last week
- Useful Cadence skill scripts☆14Updated 5 years ago
- liberty parser (For parsing IC timing lib file)☆43Updated last year
- Source code for LEF/DEF☆11Updated 5 years ago
- UVM 1.2 port to Python☆234Updated 6 months ago
- Python-based Verilog Parser (currently Netlist only)☆52Updated 7 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆27Updated 9 years ago
- Yet Another Simulation Architecture☆73Updated 4 years ago
- SystemVerilog vim scripts☆65Updated last year
- Generate UVM register model from compiled SystemRDL input☆49Updated 2 weeks ago
- Simple 3D layout viewer for KLayout (Salt package)☆18Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆118Updated 7 months ago
- Mirror of Synopsys's Liberty parser library☆17Updated 6 years ago