Alternatives and similar repositories for lsfMonitor:

Users that are interested in lsfMonitor are comparing it to the libraries listed below

• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆174Updated 3 months ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆24Updated last year
• liyanqing1987 / openlavaMonitor
  A toop for openlava data-collection, data-analysis and information display.
  ☆19Updated 8 months ago
• bytedance / batchRun
  batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
  ☆19Updated this week
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆50Updated last year
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆31Updated 6 months ago
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆84Updated 6 years ago
• zhouchuanrui / JSONinSV
  JSON lib in Systemverilog
  ☆43Updated 3 years ago
• zhajio1988 / YASA
  Yet Another Simulation Architecture
  ☆72Updated 4 years ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆54Updated last year
• seabeam / yuu_register_productor
  UVM register utility generation by inputting xls table
  ☆36Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆93Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• advanced-uvm / second_edition
  Code for the second edition of Advanced UVM.
  ☆26Updated 8 years ago
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆33Updated last year
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• zhajio1988 / my_vimrc
  Jude's vimrc for DV work(fine tuning for SV/UVM)
  ☆18Updated last year
• zhajio1988 / Open_RegModel
  Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.
  ☆68Updated 5 years ago
• ucb-art / BAG_framework
  ☆148Updated 2 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆127Updated last month
• hjking / uvm_gen
  UVM Generator
  ☆44Updated 10 months ago
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆54Updated 7 months ago
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆65Updated 2 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆120Updated 3 weeks ago
• troyguo / dvcon_download
  Download proccedings from DVCon
  ☆22Updated 3 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆125Updated 3 years ago
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆20Updated 6 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆125Updated last year
• mingzhang952 / uvm_auto
  uvm auto generator
  ☆24Updated 6 years ago
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆90Updated 5 months ago