Alternatives and similar repositories for lsfMonitor

Users that are interested in lsfMonitor are comparing it to the libraries listed below

• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆189Updated last week
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆84Updated 4 months ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆26Updated 2 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆257Updated 10 months ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆38Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆110Updated 2 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• bytedance / batchRun
  batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
  ☆27Updated 3 weeks ago
• zhajio1988 / YASA
  Yet Another Simulation Architecture
  ☆78Updated 5 years ago
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆69Updated 2 years ago
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Updated 3 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆147Updated 4 years ago
• svunit / svunit
  ☆207Updated 9 months ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆280Updated 2 years ago
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆40Updated 2 years ago
• accellera-official / uvm-core
  ☆104Updated last year
• advanced-uvm / second_edition
  Code for the second edition of Advanced UVM.
  ☆31Updated 8 years ago
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆93Updated 4 years ago
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆95Updated 6 years ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆65Updated 2 years ago
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆153Updated 7 years ago
• accellera / uvm
  ☆57Updated 9 years ago
• zhouchuanrui / JSONinSV
  JSON lib in Systemverilog
  ☆44Updated 3 years ago
• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆30Updated last year
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆159Updated 3 years ago
• ucb-art / BAG_framework
  ☆158Updated 3 years ago
• zhajio1988 / my_vimrc
  Jude's vimrc for DV work(fine tuning for SV/UVM)
  ☆20Updated last year
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆86Updated 4 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆145Updated last month
• seabeam / yuu_register_productor
  UVM register utility generation by inputting xls table
  ☆39Updated 2 years ago