liyanqing1987 / lsfMonitor

Related projects: ⓘ

• bytedance / batchRun
  batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
  ☆13Updated 3 weeks ago
• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆159Updated 2 weeks ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆21Updated last year
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆113Updated 3 weeks ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆146Updated 2 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆74Updated 7 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆175Updated 4 months ago
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆45Updated last year
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆32Updated last year
• liyanqing1987 / openlavaMonitor
  A toop for openlava data-collection, data-analysis and information display.
  ☆16Updated 2 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆36Updated 5 months ago
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆80Updated 5 years ago
• erihsu / Sym-CTS
  symmetric clock tree synthesis for NTV IC design
  ☆10Updated 2 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆32Updated 6 months ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆49Updated 5 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆52Updated 4 years ago
• ucb-art / BAG_framework
  ☆138Updated last year
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆25Updated last week
• mfilmer / skill
  Useful Cadence skill scripts
  ☆14Updated 5 years ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆43Updated last year
• bkoppelmann / lefdef-toolkit
  Source code for LEF/DEF
  ☆11Updated 5 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆234Updated 6 months ago
• yellekelyk / PyVerilog
  Python-based Verilog Parser (currently Netlist only)
  ☆52Updated 7 years ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆27Updated 9 years ago
• zhajio1988 / YASA
  Yet Another Simulation Architecture
  ☆73Updated 4 years ago
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆65Updated last year
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆49Updated 2 weeks ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆18Updated 5 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆118Updated 7 months ago
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆17Updated 6 years ago