Errare-humanum-est / ProtoGen
Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors. A coherence transaction comprises multiple messages, and these messages can interleave with other conflicting coherence transactions initiated by other cores. To overcome this architectural challenge, we pres…
☆16Updated 3 years ago
Alternatives and similar repositories for ProtoGen:
Users that are interested in ProtoGen are comparing it to the libraries listed below
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- ☆15Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆30Updated 4 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 7 months ago
- ☆24Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆13Updated 5 years ago
- The OpenPiton Platform☆28Updated last year
- The official repository for the gem5 resources sources.☆63Updated last week
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆17Updated 3 years ago
- gem5 Tips & Tricks☆66Updated 4 years ago
- ILA Model Database☆22Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆21Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Championship Value Prediction (CVP) simulator.☆15Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆90Updated last year
- EQueue Dialect☆40Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 4 months ago
- ☆20Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆26Updated 2 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆72Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- CGRA framework with vectorization support.☆25Updated this week
- ☆28Updated 4 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago