Errare-humanum-est / ProtoGen
Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors. A coherence transaction comprises multiple messages, and these messages can interleave with other conflicting coherence transactions initiated by other cores. To overcome this architectural challenge, we pres…
☆16Updated 3 years ago
Alternatives and similar repositories for ProtoGen:
Users that are interested in ProtoGen are comparing it to the libraries listed below
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆17Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆32Updated 5 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆18Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆25Updated last year
- gem5 Tips & Tricks☆68Updated 5 years ago
- ILA Model Database☆22Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆19Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- The official repository for the gem5 resources sources.☆67Updated 2 weeks ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated last year
- ☆91Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 9 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- The OpenPiton Platform☆28Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated last year
- ☆18Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago