Errare-humanum-est / ProtoGenLinks
Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors. A coherence transaction comprises multiple messages, and these messages can interleave with other conflicting coherence transactions initiated by other cores. To overcome this architectural challenge, we pres…
☆16Updated 3 years ago
Alternatives and similar repositories for ProtoGen
Users that are interested in ProtoGen are comparing it to the libraries listed below
Sorting:
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ☆17Updated 4 years ago
- ☆33Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- ☆97Updated last year
- The official repository for the gem5 resources sources.☆73Updated last month
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆23Updated last week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated 2 weeks ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆12Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆79Updated 2 weeks ago
- ILA Model Database☆23Updated 5 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated last year
- MESIF cache coherency protocol for the GEM5 simulator☆15Updated 9 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- ☆25Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- ☆64Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago