Errare-humanum-est / ProtoGenLinks
Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors. A coherence transaction comprises multiple messages, and these messages can interleave with other conflicting coherence transactions initiated by other cores. To overcome this architectural challenge, we pres…
☆16Updated 3 years ago
Alternatives and similar repositories for ProtoGen
Users that are interested in ProtoGen are comparing it to the libraries listed below
Sorting:
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆17Updated 4 years ago
- ☆34Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- The official repository for the gem5 resources sources.☆74Updated 3 weeks ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆24Updated 2 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆52Updated last week
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- Tutorial Material from the SST Team☆25Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Automatically exported from code.google.com/p/tpzsimul☆14Updated 10 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆81Updated 2 months ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆12Updated 3 weeks ago
- ☆106Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- ☆26Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago