Errare-humanum-est / ProtoGenLinks
Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors. A coherence transaction comprises multiple messages, and these messages can interleave with other conflicting coherence transactions initiated by other cores. To overcome this architectural challenge, we pres…
☆16Updated 3 years ago
Alternatives and similar repositories for ProtoGen
Users that are interested in ProtoGen are comparing it to the libraries listed below
Sorting:
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆17Updated 4 years ago
- ☆33Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- The official repository for the gem5 resources sources.☆73Updated this week
- gem5 Tips & Tricks☆70Updated 5 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- ☆105Updated last year
- ☆26Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- ☆60Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 5 months ago
- ILA Model Database☆24Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆22Updated last week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆52Updated last week