Errare-humanum-est / ProtoGenView external linksLinks
Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors. A coherence transaction comprises multiple messages, and these messages can interleave with other conflicting coherence transactions initiated by other cores. To overcome this architectural challenge, we pres…
☆16Jan 7, 2022Updated 4 years ago
Alternatives and similar repositories for ProtoGen
Users that are interested in ProtoGen are comparing it to the libraries listed below
Sorting:
- This repository contains the TLA+ specification of the ownership and the reliable commit protocols for transactions in Zeus work that app…☆20Jun 12, 2022Updated 3 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Jan 7, 2022Updated 4 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- ☆16Nov 28, 2024Updated last year
- ☆17Sep 20, 2021Updated 4 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- ☆19Feb 18, 2021Updated 4 years ago
- DPI module for UART-based console interaction with Verilator simulations☆25Oct 27, 2012Updated 13 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 9 months ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆34Apr 3, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- Code for reproducing work of ICML 2019 paper: Memory-Optimal Direct Convolutions for Maximizing Classification Accuracy in Embedded Appli…☆12Jun 8, 2019Updated 6 years ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated 3 weeks ago
- ☆33Apr 8, 2020Updated 5 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- The objective of this study is to predict learners’ learning styles based on their learning traces. we analyzed data collected from the e…☆13Jan 11, 2021Updated 5 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- msfinance offers Pythonic way to download market data from morningstar.com☆15Feb 15, 2025Updated 11 months ago
- KDD-CUP -2015☆11May 9, 2020Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- Makes GNOME's topbar's background gradient.☆11Updated this week
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- ☆12Sep 18, 2024Updated last year
- Experimental port of ADEV to Julia☆11Nov 12, 2023Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 2 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42May 22, 2023Updated 2 years ago