NVlabs / litmustestgen
Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)
☆16Updated last year
Alternatives and similar repositories for litmustestgen:
Users that are interested in litmustestgen are comparing it to the libraries listed below
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- ☆53Updated 5 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- RTLCheck☆21Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 7 months ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated 10 months ago
- ILA Model Database☆22Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆17Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- ☆32Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- PipeProof☆11Updated 5 years ago
- ☆19Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Pannotia v0.9 is a suite of OpenCL graph applications☆23Updated 7 years ago
- CUDAAdvisor: a GPU profiling tool☆49Updated 6 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆18Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- ☆40Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆18Updated 3 months ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆38Updated 3 years ago
- ☆12Updated 10 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆46Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago