Alternatives and similar repositories for linux-on-litex-rocket:

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆18Updated 2 weeks ago
• chipsalliance / t1
  ☆260Updated this week
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆102Updated last month
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆157Updated 2 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆144Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆133Updated 3 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆279Updated 2 weeks ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 5 months ago
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆130Updated 11 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆135Updated 7 months ago
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆40Updated last month
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 4 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆174Updated last month
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆253Updated 7 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆89Updated 6 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆327Updated last week
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆101Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆146Updated 2 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆60Updated 3 weeks ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆243Updated this week
• chipsalliance / silicon-notebooks
  ☆167Updated last year
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆248Updated last month
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆101Updated this week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆54Updated last year
• tenstorrent / whisper
  ☆37Updated last week
• intel / fpga-npu
  ☆169Updated 11 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated 11 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆79Updated 5 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆141Updated 5 months ago