Alternatives and similar repositories for linux-on-litex-rocket:

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• chipsalliance / t1
  ☆264Updated this week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆26Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆160Updated 3 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆102Updated 9 months ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 5 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 6 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆183Updated 2 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated 2 years ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆283Updated last month
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆104Updated last month
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆145Updated 3 weeks ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆357Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆135Updated 2 weeks ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆142Updated this week
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆42Updated last month
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆139Updated last year
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆223Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆60Updated last month
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆376Updated last year
• 0BAB1 / BRH_Tutorials
  [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
  ☆50Updated 5 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆74Updated 4 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆124Updated 7 months ago
• HLSTransform / submission
  ☆89Updated last year
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆136Updated 8 months ago
• trevorpogue / algebraic-nnhw
  Algebraic enhancements for GEMM & AI accelerators
  ☆274Updated last month
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆80Updated 6 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆90Updated 7 months ago
• olofk / corescore
  CoreScore
  ☆149Updated 2 months ago