litex-hub / linux-on-litex-rocket

Related projects ⓘ

Alternatives and complementary repositories for linux-on-litex-rocket

• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆203Updated 6 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆140Updated this week
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆89Updated 3 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆150Updated 2 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆109Updated this week
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆127Updated last month
• mosscomp / moss
  A computer for human beings.
  ☆42Updated this week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆164Updated 2 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 11 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆262Updated 3 weeks ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆129Updated last year
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆85Updated last month
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆116Updated 3 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆265Updated this week
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆358Updated 7 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆130Updated 3 weeks ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆55Updated last month
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆479Updated 2 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆194Updated this week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• joennlae / halutmatmul
  Hashed Lookup Table based Matrix Multiplication (halutmatmul) - Stella Nera accelerator
  ☆207Updated 11 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆275Updated this week
• trevorpogue / algebraic-nnhw
  Deep learning accelerator architectures requiring half the multipliers
  ☆262Updated 7 months ago
• imihajlow / ccpu
  A 8-bit computer made of 74xx series logic gates and memory ICs.
  ☆135Updated 9 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆71Updated 3 weeks ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆206Updated 8 months ago
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆704Updated last month
• HLSTransform / submission
  ☆71Updated 9 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago