litex-hub / linux-on-litex-rocketLinks
Run 64-bit Linux on LiteX + RocketChip
☆197Updated 9 months ago
Alternatives and similar repositories for linux-on-litex-rocket
Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below
Sorting:
- The highest performace Cray-like RISC-V Vector in the world.☆271Updated this week
- A configurable RTL to bitstream FPGA toolchain☆35Updated 2 weeks ago
- A computer for human beings.☆44Updated 6 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆137Updated last month
- Universal Memory Interface (UMI)☆145Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆381Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆165Updated 4 months ago
- Verilog package manager written in Rust☆144Updated 8 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆220Updated last year
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆157Updated 9 months ago
- Self checking RISC-V directed tests☆108Updated this week
- 10Gb Ethernet Switch☆215Updated last month
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆191Updated 3 months ago
- Communication framework for RTL simulation and emulation.☆287Updated 2 months ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆143Updated last week
- Playground for VGA projects on Tiny Tapeout☆62Updated 3 months ago
- A pipelined RISC-V processor☆57Updated last year
- 😎 A curated list of awesome RISC-V implementations☆136Updated 2 years ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.☆54Updated 3 weeks ago
- ☆168Updated last year
- WIP 100BASE-TX PHY☆76Updated 6 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆152Updated last year
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆256Updated last month