Alternatives and similar repositories for linux-on-litex-rocket

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated 2 weeks ago
• chipsalliance / t1
  ☆306Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆156Updated last week
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆306Updated 2 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆206Updated 2 weeks ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆69Updated 3 weeks ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆116Updated 4 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆281Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆171Updated last month
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆155Updated last week
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆718Updated 8 years ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆118Updated 6 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆123Updated 2 months ago
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆401Updated last year
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆172Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆92Updated last year
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆244Updated 2 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆213Updated 10 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆455Updated this week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆109Updated 2 weeks ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆64Updated 8 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆260Updated 3 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆93Updated 2 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆211Updated last month