Alternatives and similar repositories for linux-on-litex-rocket

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆42Updated last week
• chipsalliance / t1
  ☆284Updated last week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆174Updated last week
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 9 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆200Updated 6 months ago
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆702Updated 7 years ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 10 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆293Updated 2 weeks ago
• tiny-tpu-v2 / tiny-tpu
  A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
  ☆749Updated last week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated last week
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆112Updated 2 months ago
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆260Updated 4 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆509Updated 11 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆404Updated this week
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆159Updated last year
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆153Updated 3 months ago
• olofk / corescore
  CoreScore
  ☆162Updated 2 weeks ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆139Updated 4 months ago
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆228Updated 4 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆64Updated last week
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆112Updated this week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆180Updated 2 weeks ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆250Updated 3 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆129Updated 11 months ago
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆388Updated last year