litex-hub / linux-on-litex-rocketLinks
Run 64-bit Linux on LiteX + RocketChip
☆202Updated 2 months ago
Alternatives and similar repositories for linux-on-litex-rocket
Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆44Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Communication framework for RTL simulation and emulation.☆301Updated this week
- A computer for human beings.☆45Updated 11 months ago
- ☆290Updated this week
- Universal Memory Interface (UMI)☆153Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- Verilog package manager written in Rust☆143Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆415Updated last week
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆706Updated 7 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated 2 weeks ago
- CoreScore☆163Updated last month
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆65Updated 2 weeks ago
- RTL logic synthesis☆112Updated this week
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆270Updated 6 months ago
- Raptor end-to-end FPGA Compiler and GUI☆85Updated 9 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆44Updated last year
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆206Updated 7 months ago
- VRoom! RISC-V CPU☆511Updated last year
- Example LED blinking project for your FPGA dev board of choice☆184Updated last month
- 10Gb Ethernet Switch☆231Updated last week
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆201Updated 3 weeks ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆254Updated 3 years ago
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆953Updated last month
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- Self checking RISC-V directed tests☆113Updated 4 months ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month