Alternatives and similar repositories for linux-on-litex-rocket

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• chipsalliance / t1
  ☆303Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆199Updated last week
• mosscomp / moss
  A computer for human beings.
  ☆47Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆153Updated 2 weeks ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆304Updated this week
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆712Updated 8 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 8 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆118Updated last month
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆240Updated last month
• olofk / corescore
  CoreScore
  ☆169Updated 3 weeks ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆115Updated 3 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆211Updated 10 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆139Updated 2 years ago
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆398Updated last year
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆514Updated last year
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆276Updated 8 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated 2 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆450Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆91Updated last year
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆115Updated 6 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆108Updated 3 weeks ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆46Updated last year
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆171Updated last year
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆154Updated 6 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆208Updated 2 weeks ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆92Updated last month
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆57Updated 2 years ago