Alternatives and similar repositories for linux-on-litex-rocket:

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆260Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆126Updated 2 months ago
• chipsalliance / t1
  ☆251Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆156Updated last month
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆100Updated 2 weeks ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆142Updated 4 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆143Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 3 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆231Updated last week
• SpinalHDL / NaxRiscv
  ☆275Updated last week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆272Updated last week
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆244Updated 6 months ago
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆118Updated 10 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆498Updated 5 months ago
• intel / fpga-npu
  ☆161Updated 10 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆94Updated 7 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆87Updated 5 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆310Updated this week
• olofk / corescore
  CoreScore
  ☆143Updated 3 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆170Updated 2 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆138Updated 4 months ago
• tenstorrent / whisper
  ☆38Updated 2 weeks ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆41Updated 10 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆224Updated this week
• tensil-ai / tensil
  Open source machine learning accelerators
  ☆371Updated 10 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆74Updated 2 months ago
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆98Updated 4 years ago
• turingmotors / swan
  This project aims to enable language model inference on FPGAs, supporting AI applications in edge devices and environments with limited r…
  ☆146Updated 9 months ago