Alternatives and similar repositories for linux-on-litex-rocket

Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated last week
• Alanma23 / tinytinyTPU-co
  ☆153Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• chipsalliance / t1
  ☆306Updated last week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆208Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆308Updated 2 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆157Updated this week
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆727Updated 8 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆461Updated this week
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆514Updated last year
• olofk / corescore
  CoreScore
  ☆171Updated 2 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆117Updated 4 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆285Updated last week
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆249Updated 3 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆218Updated 11 months ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆119Updated 7 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆124Updated 3 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆158Updated last month
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆260Updated 3 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆161Updated 10 months ago
• tiny-tpu-v2 / tiny-tpu
  A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
  ☆1,126Updated 5 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆213Updated last month
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated last week
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆402Updated last year