litex-hub / linux-on-litex-rocketLinks
Run 64-bit Linux on LiteX + RocketChip
☆199Updated 10 months ago
Alternatives and similar repositories for linux-on-litex-rocket
Users that are interested in linux-on-litex-rocket are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆35Updated this week
- ☆274Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- A computer for human beings.☆44Updated 7 months ago
- Universal Memory Interface (UMI)☆146Updated this week
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆158Updated 10 months ago
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆155Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆389Updated this week
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆194Updated 4 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆229Updated 3 years ago
- 10Gb Ethernet Switch☆218Updated 2 months ago
- Playground for VGA projects on Tiny Tapeout☆63Updated 3 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆177Updated last month
- Communication framework for RTL simulation and emulation.☆287Updated 3 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆42Updated last month
- Verilog package manager written in Rust☆145Updated 8 months ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆257Updated 2 months ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.☆56Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated 11 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆190Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆268Updated this week
- ☆46Updated 2 weeks ago
- TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples☆62Updated last year